5秒后页面跳转
PDM41258LA15SOITR PDF预览

PDM41258LA15SOITR

更新时间: 2024-09-19 15:47:39
品牌 Logo 应用领域
IXYS 静态存储器
页数 文件大小 规格书
8页 276K
描述
SRAM

PDM41258LA15SOITR 技术参数

生命周期:Obsolete包装说明:,
Reach Compliance Code:compliant风险等级:5.84
Base Number Matches:1

PDM41258LA15SOITR 数据手册

 浏览型号PDM41258LA15SOITR的Datasheet PDF文件第2页浏览型号PDM41258LA15SOITR的Datasheet PDF文件第3页浏览型号PDM41258LA15SOITR的Datasheet PDF文件第4页浏览型号PDM41258LA15SOITR的Datasheet PDF文件第5页浏览型号PDM41258LA15SOITR的Datasheet PDF文件第6页浏览型号PDM41258LA15SOITR的Datasheet PDF文件第7页 
PDM41258  
256K Static RAM  
64K x 4-Bit  
1
2
Description  
Features  
The PDM41258 is a high-performance CMOS static  
RAM organized as 65,536 x 4 bits. Writing to this  
device is accomplished when the write enable (WE)  
and the chip enable (CE) inputs are both LOW.  
Reading is accomplished when WE remains HIGH  
and CE goes LOW.  
High speed access times  
Com’l: 7, 8, 10, 12 and 15 ns  
Ind’l: 8, 10, 12 and 15 ns  
Low power operation (typical)  
- PDM41258SA  
Active: 400 mW  
Standby: 150 mW  
- PDM41258LA  
Active: 350 mW  
Standby: 25 mW  
The PDM41258 operates from a single +5V power  
supply and all the inputs and outputs are fully TTL-  
compatible. The PDM41258 comes in two versions,  
the standard power version PDM41258SA and a low  
power version the PDM41258LA. The two versions  
are functionally the same and only differ in their  
power consumption.  
4
Single +5V (±10%) power supply  
TTL compatible inputs and outputs  
Packages  
5
The PDM41258 is available in a 24-pin 300-mil plas-  
tic SOJ for surface mount applications.  
Plastic SOJ (300 mil) - SO  
6
Functional Block Diagram  
7
A0  
Decoder  
Memory  
Matrix  
8
Addresses  
A15  
9
• • • • •  
I/O0  
I/O1  
I/O2  
I/O3  
Input  
Data  
Control  
Column I/O  
10  
11  
12  
CE  
WE  
Rev. 2.2 - 4/27/98  
1