5秒后页面跳转
PDM34088SA6QTR PDF预览

PDM34088SA6QTR

更新时间: 2024-11-25 20:07:23
品牌 Logo 应用领域
IXYS 静态存储器
页数 文件大小 规格书
14页 314K
描述
SRAM

PDM34088SA6QTR 技术参数

生命周期:Obsolete包装说明:,
Reach Compliance Code:compliant风险等级:5.84
Base Number Matches:1

PDM34088SA6QTR 数据手册

 浏览型号PDM34088SA6QTR的Datasheet PDF文件第2页浏览型号PDM34088SA6QTR的Datasheet PDF文件第3页浏览型号PDM34088SA6QTR的Datasheet PDF文件第4页浏览型号PDM34088SA6QTR的Datasheet PDF文件第5页浏览型号PDM34088SA6QTR的Datasheet PDF文件第6页浏览型号PDM34088SA6QTR的Datasheet PDF文件第7页 
PRELIMINARY  
PDM34088  
3.3V 64K x 32 Fast CMOS  
Synchronous Static RAM  
with Burst Counter  
1
2
and Output Register  
Description  
Features  
The PDM34088 is a 2,097,152 bit synchronous  
random access memory organized as 65,536 x 32  
bits. This device designed with burst mode  
capability and interface controls to provide high-  
performance in second level cache designs for x86,  
Pentium, 680x0, and PowerPC microprocessors.  
Addresses, write data and all control signals except  
output enable are controlled through positive edge-  
triggered registers. Write cycles are self-timed and  
are also initiated by the rising edge of the clock.  
Controls are provided to allow burst reads and  
writes of up to four words in length. A 2-bit burst  
address counter controls the two least-significant  
bits of the address during burst reads and writes.  
The burst address counter selectively uses the 2-bit  
counting scheme required by the x86 and Pentium  
or 680x0 and PowerPC microprocessors as con-  
trolled by the mode pin. Individual write strobes  
provide byte write for the four 8-bit bytes of data.  
An asynchronous output enable simplifies interface  
to high-speed buses.  
Interfaces directly with the x86, Pentium™,  
680X0 and PowerPC™ processors  
(100, 80, 66, 60, 50 MHz)  
Single 3.3V power supply  
Mode selectable for interleaved or linear burst:  
Interleaved for x86 and Pentium  
Linear for 680x0 and PowerPC  
High-speed clock cycle times:  
7.5, 10, 12.5, 15 and 20 ns  
High-density 64K x 32 architecture with burst  
address counter and output register  
Fully registered inputs and outputs for pipelined  
operation  
3
4
5
High-output drive: 30 pF at rated T  
A
Asynchronous output enable  
Self-timed write cycle  
Separate byte write enables and one global write  
enable  
Internal burst read/write address counter  
Internal registers for address, data, controls  
Output data register  
Burst mode selectable  
Sleep mode  
Packages:  
7
100-pin QFP - (Q)  
100-pin TQFP - (TQ)  
8
9
10  
11  
12  
TM  
i486, Pentium are trademarks of Intel Corp. PowerPC is a trademark of the International Business Machines Corporation.  
Rev 2.1 - 5/01/98  
1

与PDM34088SA6QTR相关器件

型号 品牌 获取价格 描述 数据表
PDM34088SA7TQTY IXYS

获取价格

SRAM
PDM34089S12Q IXYS

获取价格

SRAM
PDM34089S12QTR IXYS

获取价格

SRAM
PDM34089S12QTY IXYS

获取价格

SRAM
PDM34089SA12QTR IXYS

获取价格

SRAM
PDM-38-10G MERRIMAC

获取价格

0 POWER DIVIDER / COMBINER
PDM-38-10G CRANE

获取价格

2000MHz - 18000MHz RF/MICROWAVE SPLITTER AND COMBINER, 1.2dB INSERTION LOSS
PDM-39-9G MERRIMAC

获取价格

0 POWER DIVIDER /COMBINER
PDM-40-10 MERRIMAC

获取价格

0 POWER DIVIDERS / COMBINERS
PDM-40-100 MERRIMAC

获取价格

0 POWER DIVIDERS / COMBINERS