Datasheet > PDM41024

PDM41024

更新时间： 2022-04-23 23:00:11

品牌	Logo	应用领域
其他 - ETC		/
页数	文件大小	规格书
8页	295K
描述
1 Megabit Static RAM 128K x 8-Bit

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

PDM41024 数据手册

PDM41024

1 Megabit Static RAM

128K x 8-Bit

Description

Features

The PDM41024 is a high-performance CMOS static

RAM organized as 131,072 x 8 bits. Writing is

accomplished when the write enable (WE) and the

chip enable (CE1) inputs are both LOW and CE2 is

HIGH. Reading is accomplished when WE and CE2

remain HIGH and CE1 and OE are both LOW.

■ High-speed access times

Com’l: 10, 12 and 15 ns

Ind’l: 12 and 15 ns

■ Low power operation (typical)

- PDM41024SA

Active: 450 mW

Standby: 50 mW

- PDM41024LA

Active: 400 mW

The PDM41024 operates from a single +5V power

supply and all the inputs and outputs are fully TTL-

compatible. The PDM41024 comes in two versions:

the standard power version (SA) and the low power

version (LA). The two versions are functionally the

same and differ only in their power consumption.

Standby: 25mW

■ Single +5V (±10%) power supply

■ TTL-compatible inputs and outputs

■ Packages

The PDM41024 is available in a 32-pin plastic TSOP

(I), and a 300-mil and 400-mil plastic SOJ.

Plastic SOJ (300 mil) - TSO

Plastic SOJ (400 mil) - SO

Plastic TSOP (I)- T

Functional Block Diagram

A₀

Decoder

Memory

•

Addresses

Matrix

•

A₁₆

• • • • •

Column I/O

I/O₀

Input

Data

Control

•

I/O₇

•

CE1

CE2

Control

Rev. 3.3 - 4/09/98

12 3 4 5 6 7 8

下载PDF

与PDM41024相关器件

型号	品牌	描述	获取价格	数据表
PDM41024L20L32	ETC	x8 SRAM	获取价格
PDM41024L20L32I	ETC	x8 SRAM	获取价格
PDM41024L25L32	ETC	x8 SRAM	获取价格
PDM41024L25L32I	ETC	x8 SRAM	获取价格
PDM41024L35L32	ETC	x8 SRAM	获取价格
PDM41024LA10SO	IXYS	Standard SRAM, 128KX8, 10ns, CMOS, PDSO32	获取价格