5秒后页面跳转
PCA9539RPWJ PDF预览

PCA9539RPWJ

更新时间: 2024-11-09 19:51:11
品牌 Logo 应用领域
恩智浦 - NXP 外围集成电路
页数 文件大小 规格书
38页 502K
描述
PIA-GENERAL PURPOSE

PCA9539RPWJ 技术参数

生命周期:Active包装说明:,
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.67
uPs/uCs/外围集成电路类型:PARALLEL IO PORT, GENERAL PURPOSEBase Number Matches:1

PCA9539RPWJ 数据手册

 浏览型号PCA9539RPWJ的Datasheet PDF文件第2页浏览型号PCA9539RPWJ的Datasheet PDF文件第3页浏览型号PCA9539RPWJ的Datasheet PDF文件第4页浏览型号PCA9539RPWJ的Datasheet PDF文件第5页浏览型号PCA9539RPWJ的Datasheet PDF文件第6页浏览型号PCA9539RPWJ的Datasheet PDF文件第7页 
PCA9539; PCA9539R  
16-bit I2C-bus and SMBus low power I/O port with interrupt  
and reset  
Rev. 8.2 — 27 February 2017  
Product data sheet  
1. General description  
The PCA9539; PCA9539R is a 24-pin CMOS device that provides 16 bits of General  
Purpose parallel Input/Output (GPIO) expansion with interrupt and reset for  
I2C-bus/SMBus applications and was developed to enhance the NXP Semiconductors  
family of I2C-bus I/O expanders. I/O expanders provide a simple solution when additional  
I/O is needed for ACPI power switches, sensors, push buttons, LEDs, fans, etc.  
The PCA9539; PCA9539R consists of two 8-bit configuration (input or output selection),  
input, output and polarity inversion (active HIGH or active LOW operation) registers. The  
system master can enable the I/Os as either inputs or outputs by writing to the I/O  
configuration bits. The data for each input or output is kept in the corresponding Input or  
Output register. The polarity of the read register can be inverted with the Polarity inversion  
register. All registers can be read by the system master.  
The PCA9539; PCA9539R is identical to the PCA9555 except for the removal of the  
internal I/O pull-up resistor which greatly reduces power consumption when the I/Os are  
held LOW, replacement of A2 with RESET and a different address range.  
The PCA9539; PCA9539R open-drain interrupt output is activated when any input state  
differs from its corresponding input port register state and is used to indicate to the system  
master that an input state has changed.  
The power-on reset sets the registers to their default values and initializes the device state  
machine. In the PCA9539, the RESET pin causes the same reset/default I/O input  
configuration to occur without de-powering the device, holding the registers and I2C-bus  
state machine in their default state until the RESET input is once again HIGH. This input  
requires a pull-up to VDD. In the PCA9539R however, only the device state machine is  
initialized by the RESET pin and the internal general-purpose registers remain  
unchanged. Using the PCA9539R RESET pin will only reset the I2C-bus interface should  
it be stuck LOW to regain access to the I2C-bus. This allows the I/O pins to retain their last  
configured state so that they can keep any lines in their previously defined state and not  
cause system errors while the I2C-bus is being restored.  
Two hardware pins (A0, A1) vary the fixed I2C-bus address and allow up to four devices to  
share the same I2C-bus/SMBus.  
2. Features and benefits  
16-bit I2C-bus GPIO with interrupt and reset  
Operating power supply voltage range of 2.3 V to 5.5 V (3.0 V to 5.5 V  
for PCA9539PW/Q900 and PCA9539RPW/Q900)  
5 V tolerant I/Os  

与PCA9539RPWJ相关器件

型号 品牌 获取价格 描述 数据表
PCA9539RPW-T NXP

获取价格

IC IC,I/O PORT,16-BIT,CMOS,TSSOP,24PIN,PLASTIC, Parallel IO Port
PCA9540 NXP

获取价格

2-channel I2C multiplexer
PCA9540B NXP

获取价格

2-channel I2C multiplexer
PCA9540BD NXP

获取价格

2-channel I2C multiplexer
PCA9540BD,112 NXP

获取价格

PCA9540B - 2-channel I²C-bus multiplexer SOIC
PCA9540BD,118 NXP

获取价格

PCA9540B - 2-channel I²C-bus multiplexer SOIC
PCA9540BDP NXP

获取价格

2-channel I2C multiplexer
PCA9540BDP,118 NXP

获取价格

PCA9540B - 2-channel I²C-bus multiplexer TSSO
PCA9540BDP/DG,118 NXP

获取价格

PCA9540B - 2-channel I²C-bus multiplexer TSSO
PCA9540BDP-T NXP

获取价格

2-channel I2C multiplexer - # of Addresses: 1 ; I2C-bus: 400 kHz; Inputs: 1 ; Operating te