5秒后页面跳转
P701-50DC PDF预览

P701-50DC

更新时间: 2024-01-28 12:47:24
品牌 Logo 应用领域
PLL /
页数 文件大小 规格书
6页 206K
描述
Low EMI Spread Spectrum Multiplier IC

P701-50DC 数据手册

 浏览型号P701-50DC的Datasheet PDF文件第2页浏览型号P701-50DC的Datasheet PDF文件第3页浏览型号P701-50DC的Datasheet PDF文件第4页浏览型号P701-50DC的Datasheet PDF文件第5页浏览型号P701-50DC的Datasheet PDF文件第6页 
PLL701-50  
Low EMI Spread Spectrum Multiplier IC  
BLOCK DIAGRAM  
FEATURES  
Spread Spectrum Clock Generator/Multiplier with  
output selectable from 1x to 8x.  
REF  
XIN/FIN  
XOUT  
PLL  
SST  
XTAL  
OSC  
13MHz to 224MHz output with output enable.  
13MHz to 30 MHz input frequency from crystal or  
external clock signal.  
Reduced EMI from Spread Spectrum Modulation,  
with selectable modulation magnitude for Center  
Spread, Down Spread or Asymmetric Spread.  
TTL/CMOS compatible outputs.  
3.3V Operating Voltage.  
150 ps maximum cycle-to-cycle jitter.  
Available in 16-Pin 150mil SSOP.  
FOUT  
OE  
SC(0:3)  
SD(0:1)  
M(0:2)  
Control  
Logic  
DIE PAD CONFIGURATION  
69 mil  
1700, 2540  
18  
AVDD  
DESCRIPTION  
XOUT/SD0*^  
23  
25  
22  
21  
20  
19  
C501A  
A2727  
-27  
The PLL701-50 is a low EMI Clock Generator and  
Multiplier for high-speed digital systems. It uses  
PhaseLink’s unique (Patent Pending) Spread  
Spectrum Technology (SST) and permits different  
levels of EMI reduction by selecting the amplitude of  
the applied SST. The SST feature can be disabled.  
The chip operates with input frequencies ranging from  
13 to 30 MHz and provides 1x to 8x multiplication at  
its output.  
17  
16  
AVDD  
GNDOSC  
REF/SD1*^  
15  
14  
VDD  
VDD (optional)  
28  
M2^  
M1^  
M0^  
29  
30  
13  
12  
VDD (optional)  
SC3^  
10  
OE^  
TESTB  
33  
OUTPUT CLOCK (FOUT) SELECTION  
8
7
FOUT  
34  
35  
SC0^  
SC1^  
FIN/XIN  
(MHz)  
FOUT  
(MHz)  
1
4
5
6
M2  
M1  
M0  
Multiplier  
GNDBUF  
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
13 ~ 28  
13 ~ 28  
14 ~ 30  
13 ~ 28  
20 ~ 30  
17 ~ 30  
15 ~ 30  
13 ~ 28  
X1  
X2  
X3  
X4  
X5  
X6  
X7  
X8  
13 ~ 28  
26 ~ 56  
Y
X
42 ~ 90  
52 ~ 112  
100 ~ 150  
102 ~ 180  
105 ~ 210  
104 ~ 224  
DIE SPECIFICATIONS  
Name  
Value  
Size  
104 x 69 mil  
GND  
Reverse side  
Pad dimensions  
Thickness  
80 micron x 80 micron  
10 mil  
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 09/20/04 Page 1  

与P701-50DC相关器件

型号 品牌 获取价格 描述 数据表
P701-800.000M CONNOR-WINFIELD

获取价格

Oscillator
P701-800.0M CONNOR-WINFIELD

获取价格

LVPECL Output Clock Oscillator
P701-FREQ CONNOR-WINFIELD

获取价格

LVPECL Output Clock Oscillator, 250MHz Min, 800MHz Max, ROHS COMPLIANT, HERMETIC SEALED, C
P702 CONNOR-WINFIELD

获取价格

CERAMIC SURFACE MOUNT 3.3V LVPECL 5x7.0mm HIGH FREQUENCY CLOCK OSCILLATOR
P70-2000045R HARWIN

获取价格

SMT SPRING LOADED POGO PIN WITH PEG, IN TAPE AND REEL
P70-2010045R HARWIN

获取价格

SMT SPRING LOADED POGO PIN WITH PEG, IN TAPE AND REEL
P702-01XC PLL

获取价格

Clock Generator for PowerPC Based Applications
P702-01XCL PLL

获取价格

Clock Generator for PowerPC Based Applications
P702-02XC PLL

获取价格

Low EMI Peripheral Clock Generator for Notebook & Motherboards
P702-02XCL PLL

获取价格

Low EMI Peripheral Clock Generator for Notebook & Motherboards