P4C163/163L
P4C163/P4C163L
ULTRA HIGH SPEED 8K x 9
STATIC CMOS RAMS
FEATURES
Full CMOS, 6T Cell
Single 5V±10% Power Supply
High Speed (Equal Access and Cycle Times)
– 25/35ns (Commercial)
Data Retention with 2.0V Supply, 10 µA Typical
Current (P4C163L Military)
– 25/35/45ns (Military)
Common I/O
Low Power Operation (Commercial/Military)
– 690/800 mW Active – 25
– 193/220 mW Standby (TTL Input)
– 5.5 mW Standby (CMOS Input) P4C163L
Fully TTL Compatible Inputs and Outputs
Standard Pinout (JEDEC Approved)
– 28-Pin 300 mil DIP, SOJ
– 28-Pin 350 x 550 mil LCC
– 28-Pin CERPACK
Output Enable and Dual Chip Enable Control
Functions
DESCRIPTION
Access times as fast as 25 nanoseconds are available, per-
mitting greatly enhanced system operating speeds. CMOS
is used to reduce power consumption in both active and
standby modes.
The P4C163 and P4C163L are 73,728-bit ultra high-speed
static RAMs organized as 8K x 9. The CMOS memories re-
quire no clocks or refreshing and have equal access and
cycle times. Inputs are fully TTL-compatible. The RAMs op-
erate from a single 5V±10% tolerance power supply. With
battery backup, data integrity is maintained for supply volt-
agesdownto2.0V.Currentdrainis10µAfroma2.0Vsupply.
The P4C163 and P4C163L are available in 28-pin 300 mil
DIPandSOJand28-pin350x550milLCCpackagesprovid-
ing excellent board level densities.
FUNCTIONAL BLOCK DIAGRAM
PIN CONFIGURATIONS
A0
A
A
A
A
A
V
CC
1
28
27
26
25
24
23
22
21
20
19
18
17
16
15
3
27
26
0
1
2
3
73,728-BIT
ROW
MEMORY
SELECT
ARRAY
2
A
A
A
A
A
A
4
5
6
7
8
9
CE
A
WE
2
3
4
2
28
CE
3
2
1
25
24
23
22
21
20
19
18
12
4
A
12
A
11
A7
A
A
5
6
7
8
1
11
10
4
5
6
7
8
5
A
A
A
A
I/O1
A
10
6
OE
7
INPUT
OE
DATA
COLUMN I/O
A
9
8
A
9
CONTROL
I/O
I/O
I/O
10
11
12
9
CE
I/O
1
I/O9
CE1
I/O
10
11
12
13
14
9
1
I/O
9
8
2
3
I/O
2
14 15 16
I/O
I/O
I/O
I/O
I/O
COLUMN
SELECT
8
I/O
3
13
17
7
6
5
I/O
4
CE
CE
GND
1
2
A8
A12
WE
DIP (P5, C5), SOJ (J5)
LCC (L5)
CERPACK (F4) SIMILAR
TOP VIEW
TOP VIEW
OE
Means Quality, Service and Speed
1Q97
109