5秒后页面跳转
捷配首页

Datasheet > OR4E04-2BM680C
OR4E04-2BM680C PDF预览

OR4E04-2BM680C

更新时间： 2024-11-21 03:44:47
品牌 Logo 应用领域
莱迪思 - LATTICE /
页数 文件大小 规格书
152页 2702K
描述
ORCASeries 4 FPGAs

阅读下载

中文翻译

获取价格

OR4E04-2BM680C 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：BGA包装说明：PLASTIC, FBGA-680
针数：680Reach Compliance Code：not_compliant
ECCN代码：EAR99HTS代码：8542.39.00.01
风险等级：5.92其他特性：MAXIMUM NO OF USABLE GATES IS 643000
最大时钟频率：420 MHzCLB-Max的组合延迟：0.81 ns
JESD-30 代码：S-PBGA-B680JESD-609代码：e0
长度：35 mm湿度敏感等级：3
可配置逻辑块数量：1296等效关口数量：333000
输入次数：466逻辑单元数量：10368
输出次数：466端子数量：680
最高工作温度：70 °C最低工作温度：
组织：1296 CLBS, 333000 GATES封装主体材料：PLASTIC/EPOXY
封装代码：BGA封装等效代码：BGA680,34X34,40
封装形状：SQUARE封装形式：GRID ARRAY
电源：1.5/3.3 V可编程逻辑类型：FIELD PROGRAMMABLE GATE ARRAY
认证状态：Not Qualified座面最大高度：2.51 mm
子类别：Field Programmable Gate Arrays最大供电电压：1.575 V
最小供电电压：1.425 V标称供电电压：1.5 V
表面贴装：YES技术：CMOS
温度等级：COMMERCIAL端子面层：Tin/Lead (Sn/Pb)
端子形式：BALL端子节距：1 mm
端子位置：BOTTOM宽度：35 mm

OR4E04-2BM680C 数据手册

 浏览型号OR4E04-2BM680C的Datasheet PDF文件第2页浏览型号OR4E04-2BM680C的Datasheet PDF文件第3页浏览型号OR4E04-2BM680C的Datasheet PDF文件第4页浏览型号OR4E04-2BM680C的Datasheet PDF文件第5页浏览型号OR4E04-2BM680C的Datasheet PDF文件第6页浏览型号OR4E04-2BM680C的Datasheet PDF文件第7页 
Data Sheet  
May, 2006  
®
ORCA Series 4 FPGAs  
■ Traditional I/O selections:  
— LVTTL (3.3V) and LVCMOS (2.5 V and 1.8 V)  
I/Os.  
Introduction  
Built on the Series 4 reconfigurable embedded sys-  
tem-on-a-chip (SoC) architecture, Lattice introduces  
its new family of generic Field-Programmable Gate  
Arrays (FPGAs). The high-performance and highly  
versatile architecture brings a new dimension to  
bringing network system designs to market in less  
time than ever before. This new device family offers  
many new features and architectural enhancements  
not available in any earlier FPGA generations. Bring-  
ing together highly flexible SRAM-based programma-  
ble logic, powerful system features, a rich hierarchy  
of routing and interconnect resources, and meeting  
multiple interface standards, the Series 4 FPGA  
accommodates the most complex and high-perfor-  
mance intellectual property (IP) network designs.  
— Per pin-selectable I/O clamping diodes provide  
3.3 V PCI compliance.  
— Individually programmable drive capability:  
24 mA sink/12 mA source, 12 mA sink/6 mA  
source, or 6 mA sink/3 mA source.  
— Two slew rates supported (fast and slew-lim-  
ited).  
— Fast-capture input latch and input flip-flop  
(FF)/latch for reduced input setup time and zero  
hold time.  
— Fast open-drain drive capability.  
— Capability to register 3-state enable signal.  
— Off-chip clock drive capability.  
— Two-input function generator in output path.  
■ New programmable high-speed I/O:  
— Single-ended: GTL, GTL+, PECL, SSTL3/2  
(class I and II), HSTL (Class I, III, and IV), ZBT,  
and DDR.  
— Double-ended: LDVS, bused-LVDS, and  
LVPECL. Programmable (on/off) internal parallel  
termination (100 Ω) also supported for these  
I/Os.  
Programmable Features  
■ High-performance platform design:  
— 0.16 μm 7-level metal technology.  
— Internal performance of >250 MHz.  
— I/O performance of >420 MHz.  
— Meets multiple I/O interface standards.  
— 1.5 V operation (30% less power than 1.8 V  
operation) translates to greater performance.  
Table 1. ORCA Series 4—Available FPGA Logic  
EBR  
Blocks  
EBR Bits  
(K)  
Usable*  
Gates (K)  
Device  
Rows  
Columns  
PFUs  
User I/O  
LUTs  
OR4E02  
OR4E04  
OR4E06  
26  
36  
46  
24  
36  
44  
624  
405  
466  
466  
4,992  
10,368  
16,192  
8
74  
201—397  
333—643  
471—899  
1,296  
2,024  
12  
16  
111  
148  
* The embedded system bus and MPI are not included in the above gate counts. The System Gate ranges are derived from the following:  
minimum system gates assumes 100% of the PFUs are used for logic only (no PFU RAM) with 40% EBR usage and 2 PLLs. Maximum  
system gates assumes 80% of the PFUs are for logic, 20% are used for PFU RAM, with 80% EBR usage and 6 PLLs.  
Note: Devices are not pinout compatible with ORCA Series 2/3.  
© 2005 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All  
other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to  
change without notice.  
www.latticesemi.com  
1
or4e_05  
1234567...152

中文翻译

下载PDF

与OR4E04-2BM680C相关器件

型号 品牌 获取价格 描述 数据表
OR4E04-2BM680I LATTICE

获取价格

 		ORCASeries 4 FPGAs
OR4E04-2BMN416C LATTICE

获取价格

 		Field Programmable Gate Array, 1296 CLBs, 333000 Gates, 420MHz, CMOS, PBGA416, PLASTIC, FB
OR4E04-2BMN416I LATTICE

获取价格

 		Field Programmable Gate Array, 1296 CLBs, 333000 Gates, 420MHz, CMOS, PBGA416, PLASTIC, FB
OR4E04-3BA352C LATTICE

获取价格

 		ORCASeries 4 FPGAs
OR4E04-3BAN352C LATTICE

获取价格

 		Field Programmable Gate Array, 1296 CLBs, 333000 Gates, 420MHz, CMOS, PBGA352, PLASTIC, BG
OR4E04-3BM416C LATTICE

获取价格

 		ORCASeries 4 FPGAs
OR4E04-3BM680C LATTICE

获取价格

 		ORCASeries 4 FPGAs
OR4E06 LATTICE

获取价格

 		ORCASeries 4 FPGAs
OR4E06-1BA352C LATTICE

获取价格

 		ORCASeries 4 FPGAs
OR4E061BA352-DB LATTICE

获取价格

 		Field Programmable Gate Array, 2024 CLBs, 515000 Gates, 66MHz, 16192-Cell, CMOS, PBGA352,

与OR4E04-2BM680C相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证