Datasheet > NLVSX5004DR2G

NLVSX5004DR2G

更新时间： 2024-11-03 02:48:15

品牌	Logo	应用领域
安森美 - ONSEMI		/
页数	文件大小	规格书
16页	236K
描述
4-Bit 100 Mb/s Configurable Dual-Supply Level Translator

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

NLVSX5004DR2G 数据手册

4-Bit 100 Mb/s Configurable

Dual-Supply Level

Translator

NLSX5004, NLSXN5004

The NLSX5004 and NLSXN5004 are 4−bit configurable

dual−supply autosensing bidirectional level translators that do not

require direction control pins. The A− and B−ports are designed to

www.onsemi.com

track two different power supply rails, V

and V

respectively.

CCA

CCB

Both the V

configurable from 0.9 V to 3.6 V.

and the V

supply rails are independently−

MARKING

DIAGRAMS

CCA

CCB

The NLSX5004 and NLSXN5004 have high dynamic output

current capability, allowing the translators to drive high capacitive

loads.

Enable input pins are available to reduce the power consumption.

These pins may be used to disable both A− and B−ports by putting

them in 3−state significantly reducing the supply current from both

A2M

UQFN12

MU SUFFIX

CASE 523AE

XXXXXXXXXG

AWLYWW

CCA

and V

. These pins are referenced to the V

supply. The

CCB

CCA

SOIC14

D SUFFIX

CASE 751A

NLSX5004 has an active−High enable (EN) while the NLSXN5004

has active−Low enable (EN).

Features

• Wide V

, V

Operating Range: 0.9 V to 3.6 V

CCB

CCA

• V

and V

are independent

CCB

CCA

XXXX

ALYWG

− V

may be greater than, equal to, or less than V

CCA

CCB

• High 100 pF Capacitive Drive Capability

TSSOP14

DT SUFFIX

CASE 948G

• High−Speed w/ 140 Mbps Guaranteed Date Rate for V

CCA

CCB

> 1.8 V

• Low Bit−to−Bit skew

• Overvoltage Tolerant Enable and I/O Pins

• Non−preferential Power−Up Sequencing

• Partial Power−Off Protection

• Available packaging:

XXXX

AYW

QFN14

MN SUFFIX

CASE 485DE

UQFN−12, SOIC14, TSSOP14, QFN−14, Other packages

• NLV Prefix for Automotive and Other Applications Requiring

Unique Site and Control Change Requirements; AEC−Q100

Qualified and PPAP Capable

XXXXX

ALYWG

QFN14

MN SUFFIX

CASE 485AL

• These Devices are Pb−Free, Halogen Free/BFR Free and RoHS

Compliant

XXXXX = Specific Device Code

Typical Applications

• Mobile Phones, Infotainment Systems, Other Devices

= Date Code

= Assembly Location

L or WL = Wafer Lot

= Year

Important Information

W or WW = Work Week

• ESD Protection for All Pins:

HBM (Human Body Model) − 2000 V

G or G = Pb−Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information on page 11 of

this data sheet.

Semiconductor Components Industries, LLC, 2018

Publication Order Number:

February, 2021 − Rev. 1

NLSX5004/D

12 3 4 5 6 7...16

中文翻译

下载PDF

与NLVSX5004DR2G相关器件

型号	品牌	获取价格	描述	数据表
NLVSX5004DTR2G	ONSEMI	获取价格	4-Bit 100 Mb/s Configurable Dual-Supply Level Translator
NLVSX5004MN1TWG	ONSEMI	获取价格	4-Bit 100 Mb/s Configurable Dual-Supply Level Translator
NLVSX5004MN1TXG	ONSEMI	获取价格	4-Bit 100 Mb/s Configurable Dual-Supply Level Translator
NLVSX5004MUTAG	ONSEMI	获取价格	4-Bit 100 Mb/s Configurable Dual-Supply Level Translator
NLVSXN5004DR2G	ONSEMI	获取价格	4-Bit 100 Mb/s Configurable Dual-Supply Level Translator
NLVSXN5004DTR2G	ONSEMI	获取价格	4-Bit 100 Mb/s Configurable Dual-Supply Level Translator
NLVSXN5004MN1TWG	ONSEMI	获取价格	4-Bit 100 Mb/s Configurable Dual-Supply Level Translator
NLVSXN5004MN1TXG	ONSEMI	获取价格	4-Bit 100 Mb/s Configurable Dual-Supply Level Translator
NLVSXN5004MU2TAG	ONSEMI	获取价格	4-Bit 100 Mb/s Configurable Dual-Supply Level Translator
NLVU1GT125AMUTCG	ONSEMI	获取价格	Single Non-Inverting Buffer, 3-State

与NLVSX5004DR2G相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

6
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

3
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

26
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

25

产品中心

服务支持

精选活动

关于我们

帮助中心

NLVSX5004DR2G

NLVSX5004DR2G 数据手册

与NLVSX5004DR2G相关器件

与NLVSX5004DR2G相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

NLVSX5004DR2G

NLVSX5004DR2G 数据手册

与NLVSX5004DR2G相关器件

与NLVSX5004DR2G相关文章

您还可以找

您在本页遇到什么问题？