NLU1GT125
Non-Inverting 3-State
Buffer, TTL Level
LSTTL−Compatible Inputs
The NLU1GT125 MiniGatet is an advanced CMOS high−speed
non−inverting buffer in ultra−small footprint.
The NLU1GT125 requires the 3−state control input OE to be set
High to place the output in the high impedance state.
The device input is compatible with TTL−type input thresholds and
the output has a full 5.0 V CMOS level output swing.
www.onsemi.com
MARKING
DIAGRAMS
The NLU1GT125 input and output structures provide protection
when voltages up to 7.0 V are applied, regardless of the supply voltage.
UDFN6
1.2 x 1.0
CASE 517AA
7M
Features
1
• High Speed: t = 3.8 ns (Typ) @ V = 5.0 V
PD
CC
• Low Power Dissipation: I = 1 mA (Max) at T = 25°C
CC
A
UDFN6
1.0 x 1.0
CASE 517BX
• TTL−Compatible Input: V = 0.8 V; V = 2.0 V
IL
IH
L M
• CMOS−Compatible Output:
V
OH
> 0.8 V ; V < 0.1 V @ Load
CC OL CC
1
• Power Down Protection Provided on inputs
• Balanced Propagation Delays
• Ultra−Small Packages
UDFN6
1.45 x 1.0
CASE 517AQ
D M
• NLV Prefix for Automotive and Other Applications Requiring
Unique Site and Control Change Requirements; AEC−Q100
Qualified and PPAP Capable
• These are Pb−Free Devices
1
7
M
= Device Marking
= Date Code
ORDERING INFORMATION
See detailed ordering and shipping information on page 4 of
this data sheet.
OE
IN A
GND
1
2
3
6
5
V
CC
NC
4
OUT Y
Figure 1. Pinout (Top View)
OE
IN A
OUT Y
Figure 2. Logic Symbol
FUNCTION TABLE
PIN ASSIGNMENT
1
2
3
4
5
6
OE
IN A
Input
Output
Y
GND
OUT Y
NC
A
OE
L
H
X
L
L
H
L
H
Z
V
CC
© Semiconductor Components Industries, LLC, 2016
1
Publication Order Number:
January, 2019 − Rev. 7
NLU1GT125/D