MT9162
Advance Information
1
2
3
4
5
6
7
8
VBias
VRef
AIN+
AIN-
VSS
AOUT +
AOUT -
VDD
CLOCKin
STB
Din
Dout
20
19
18
17
16
15
14
13
12
11
PWRST
IC
A/µ
RXMUTE
TXMUTE
CSL0
9
10
CSL1
CSL2
20 PIN PDIP/SOIC/SSOP
Figure 2 - Pin Connections
Pin Description
Pin #
Name
Description
1
V
Bias Voltage (Output). (V /2) volts is available at this pin for biasing external amplifiers.
DD
Bias
Connect 0.1 µ F capacitor to V . Connect 1 µF capacitor to Vref.
SS
2
V
Reference Voltage for Codec (Output). Nominally [(V /2)-1.9] volts. Used internally.
DD
Ref
Connect 0.1 µ F capacitor to V . Connect 1 µF capacitor to VBias
SS
3
4
5
PWRST Power-up Reset. Resets internal state of device via Schmitt Trigger input (active low).
IC
Internal Connection. Tie externally to V for normal operation.
SS
A/µ
A/µ Law Selection. CMOS level compatable input pin governs the companding law used by
the device. A-law selected when pin tied to V or µ-law selected when pin tied to V
.
DD
SS
6
7
RXMute Receive Mute. When 1, the transmit PCM is forced to negative zero code. When 0, normal
operation. CMOS level compatible.
TXMute Transmit Mute. When 1, the transmit PCM is forced to negative zero code. When 0, normal
operation. CMOS level compatible.
8
9
10
CSL0 Clock Speed Select. These pins are used to program the speed of the SSI mode as well as
CSL1 the conversion rate between the externally supplied MCL clock and the 512 kHz clock required
CSL2 by the filter/codec. Refer to Table 2 for details. CMOS level compatible.
11
D
Data Output. A tri-state digital output for 8-bit wide channel data being sent to the Layer 1
device. Data is shifted out via the pin concurrent with the rising edge of BCL during the timeslot
defined by STB.
out
12
13
14
D
Data Input. A digital input for 8-bit wide data from the layer 1 device. Data is sampled on the
falling edge of BCL during the timeslot defined by STB. CMOS level compatible.
in
STB
Data Strobe. This input determines the 8-bit timeslot used by the device for both transmit and
receive data. This active high signal has a repetition rate of 8 kHz. CMOS level compatible.
CLOCKin Clock (Input). The clock provided to this input pin is used by the internal device functions.
Connect bit clock to this pin when it is 512 kHz or greater. Connect a 4096 kHz clock to this pin
when the bit clock is 128 kHz or 256 kHz. CMOS level compatible.
15
16
17
18
19
20
V
Positive Power Supply. Nominally 5 volts.
DD
AOUT- Inverting Analog Output. (balanced).
AOUT+ Non-Inverting Analog Output. (balanced).
V
Ground. Nominally 0 volts.
SS
Ain-
Inverting Analog Input. No external anti-aliasing is required.
Non-Inverting Analog Input. Non-inverting input. No external anti-aliasing is required.
Ain+
7-162