5秒后页面跳转
捷配首页

Datasheet > MT9161BS
MT9161BS PDF预览

MT9161BS

更新时间： 2024-02-13 20:28:58
品牌 Logo 应用领域
MITEL 解码器编解码器
页数 文件大小 规格书
30页 157K
描述
ISO2-CMOS 5 Volt Multi-Featured Codec (MFC)

阅读下载

获取价格

MT9161BS 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
包装说明：SOP, SOP24,.4Reach Compliance Code：compliant
HTS代码：8542.39.00.01风险等级：5.85
其他特性：HALF DUPLEX压伸定律：A/MU-LAW
滤波器：YES最大增益公差：0.2 dB
JESD-30 代码：R-PDSO-G24JESD-609代码：e0
长度：15.4 mm线性编码：NOT AVAILABLE
湿度敏感等级：1功能数量：1
端子数量：24工作模式：SYNCHRONOUS/ASYNCHRONOUS
最高工作温度：85 °C最低工作温度：-40 °C
封装主体材料：PLASTIC/EPOXY封装代码：SOP
封装等效代码：SOP24,.4封装形状：RECTANGULAR
封装形式：SMALL OUTLINE峰值回流温度（摄氏度）：240
电源：5 V认证状态：Not Qualified
座面最大高度：2.65 mm子类别：Codecs
标称供电电压：5 V表面贴装：YES
技术：CMOS电信集成电路类型：PROGRAMMABLE CODEC
温度等级：INDUSTRIAL端子面层：Tin/Lead (Sn/Pb)
端子形式：GULL WING端子节距：1.27 mm
端子位置：DUAL处于峰值回流温度下的最长时间：30
宽度：7.5 mmBase Number Matches：1

MT9161BS 数据手册

 浏览型号MT9161BS的Datasheet PDF文件第1页浏览型号MT9161BS的Datasheet PDF文件第2页浏览型号MT9161BS的Datasheet PDF文件第4页浏览型号MT9161BS的Datasheet PDF文件第5页浏览型号MT9161BS的Datasheet PDF文件第6页浏览型号MT9161BS的Datasheet PDF文件第7页 
Advance Information  
MT9160B/61B  
Pin Description (continued)  
Pin # Pin #  
Name  
Description  
20 Pin 24 Pin  
13  
15  
STB/F0i Data Strobe/Frame Pulse (Input). For SSI mode this input determines the 8 bit  
timeslot used by the device for both transmit and receive data. This active high  
signal has a repetition rate of 8 kHz. Standard frame pulse definitions apply in  
ST-BUS mode (refer to figure 11). CMOS level compatible input.  
16  
STBd/ Delayed Frame Pulse Output. In SSI mode, an 8 bit wide strobe is output after the  
(MT9161B  
only)  
FOod  
first strobe goes low. In ST-BUS mode, a frame pulse is output 4 channel time slots  
after /F0i.  
14  
17  
CLOCKin Clock (Input). The clock provided to this input pin is used for the internal device  
functions. For SSI mode connect the bit clock to this pin when it is 512 kHz or  
greater. Connect a 4096 kHz clock to this input when the available bit clock is 128  
kHz or 256 kHz. For ST-BUS mode connect C4i to this pin. CMOS level compatible.  
15  
16  
17  
18  
19  
20  
V
Positive Power Supply (Input). Nominally 5 volts.  
DD  
HSPKR- Inverting Handset Speaker (Output). Output to the handset speaker (balanced).  
HSPKR+ Non-Inverting Handset Speaker (Output). Output to the handset speaker  
(balanced).  
18  
19  
22  
23  
V
Analog Ground (Input). Nominally 0 volts.  
SSA  
M-  
M+  
NC  
Inverting Microphone (Input). Inverting input to microphone amplifier from the  
handset microphone.  
20  
24  
Non-Inverting Microphone (Input). Non-inverting input to microphone amplifier  
from the handset microphone.  
3,9,  
No Connect. (24 Pin Packages only). Pin 16 is NC for MT9160B.  
16,21  
Overview  
Functional Description  
The 5V Multi-featured Codec (MFC) features  
complete Analog/Digital and Digital/Analog  
Filter/Codec  
conversion of audio signals (Filter/Codec) and an  
analog interface to a standard handset transmitter  
and receiver (Transducer Interface). The receiver  
amplifier is capable of driving a 300 ohm load.  
The Filter/Codec block implements conversion of the  
analog 0-3.3 kHz speech signals to/from the digital  
domain compatible with 64 kb/s PCM B-Channels.  
Selection of companding curves and digital code  
assignment are programmable. These are ITU-T  
G.711 A-law or µ-Law, with true-sign/Alternate Digit  
Inversion or true-sign/Inverted Magnitude coding,  
respectively. Optionally, sign-magnitude coding may  
also be selected for proprietary applications.  
Each of the programmable parameters within the  
functional blocks is accessed through a serial  
®
microcontroller port compatible with Intel MCS-51 ,  
®
Motorola SPI  
Microwire  
and National Semiconductor  
These parameters  
®
specifications.  
include: gain control, power down, mute, B-Channel  
select (ST-BUS mode), C&D channel control/access,  
law control, digital interface programming and  
loopback. Optionally the device may be used in a  
controllerless mode utilizing the power-on default  
settings.  
The Filter/Codec block also implements transmit and  
receive audio path gains in the analog domain. A  
programmable gain, voice side-tone path is also  
included to provide proportional transmit speech  
feedback to the handset receiver. This side tone path  
feature is disabled by default. Figure 3 depicts the  
nominal half-channel and side-tone gains for the  
MT9160B/61B.  
81  
1234567...30

下载PDF

与MT9161BS相关器件

型号 品牌 描述 获取价格 数据表
MT9162 MITEL ISO2-CMOS 5 Volt Single Rail Codec

获取价格
MT9162 ZARLINK 5 Volt Single Rail Codec

获取价格
MT9162AE ZARLINK 5 Volt Single Rail Codec

获取价格
MT9162AE MITEL ISO2-CMOS 5 Volt Single Rail Codec

获取价格
MT9162AN MITEL ISO2-CMOS 5 Volt Single Rail Codec

获取价格
MT9162AN ZARLINK 5 Volt Single Rail Codec

获取价格

与MT9161BS相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证