5秒后页面跳转
MT8940AE PDF预览

MT8940AE

更新时间: 2024-01-11 07:02:18
品牌 Logo 应用领域
MITEL 电信集成电路光电二极管
页数 文件大小 规格书
19页 135K
描述
ISO-CMOS ST-BUS⑩ FAMILY T1/CEPT Digital Trunk PLL

MT8940AE 技术参数

是否Rohs认证: 不符合生命周期:Active
Reach Compliance Code:unknown风险等级:5.22
JESD-30 代码:S-XQCC-N24端子数量:24
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:CERAMIC封装代码:QCCN
封装等效代码:LCC24,.4SQ封装形状:SQUARE
封装形式:CHIP CARRIER电源:5 V
认证状态:Not Qualified子类别:Other Telecom ICs
标称供电电压:5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:NO LEAD端子节距:1.27 mm
端子位置:QUADBase Number Matches:1

MT8940AE 数据手册

 浏览型号MT8940AE的Datasheet PDF文件第2页浏览型号MT8940AE的Datasheet PDF文件第3页浏览型号MT8940AE的Datasheet PDF文件第4页浏览型号MT8940AE的Datasheet PDF文件第5页浏览型号MT8940AE的Datasheet PDF文件第6页浏览型号MT8940AE的Datasheet PDF文件第7页 
ISO-CMOS ST-BUS FAMILY  
T1/CEPT Digital Trunk PLL  
MT8940  
ISSUE 8  
March 1997  
Features  
Ordering Information  
Provides T1 clock at 1.544 MHz locked to input  
frame pulse  
MT8940AE  
24 Pin Plastic DIP (600 mil)  
Sources CEPT (30+2) Digital Trunk/ST-BUS  
clock and timing signals locked to internal or  
external 8 kHz signal  
-40°C to +85°C  
TTL compatible logic inputs and outputs  
Uncommitted 2-input NAND gate  
Single 5 volt power supply  
Description  
The MT8940 is a dual digital phase-locked loop  
providing the timing and synchronization signals for  
the T1 or CEPT transmission links and the ST-BUS.  
The first PLL provides the T1 clock (1.544 MHz)  
synchronized to the input frame pulse at 8 kHz. The  
timing signals for the CEPT transmission link and the  
ST-BUS are provided by the second PLL locked to an  
internal or an external 8 kHz frame pulse signal.  
Low power ISO-CMOS technology  
Applications  
Synchronization and timing control for T1  
and CEPT digital trunk transmission links  
ST- BUS clock and frame pulse source  
The MT8940 is fabricated in MITELs ISO-CMOS  
technology.  
CVb  
F0i  
Variable  
DPLL #1  
CV  
Clock  
Control  
2:1 MUX  
C12i  
ENCV  
MS0  
Frame Pulse  
Control  
Mode  
Selection  
Logic  
MS1  
MS2  
F0b  
Input  
Selector  
MS3  
C4b  
4.096 MHz  
Clock  
Control  
C8Kb  
C4o  
ENC4o  
C16i  
DPLL #2  
C2o  
Clock  
Generator  
2.048 MHz  
Clock  
Control  
C2o  
Ai  
Bi  
ENC2o  
Yo  
V
V
RST  
DD  
SS  
Figure 1 - Functional Block Diagram  
3-27  

与MT8940AE相关器件

型号 品牌 描述 获取价格 数据表
MT8940AE1 ZARLINK Telecom Circuit, 1-Func, CMOS, PDIP24, LEAD FREE, PLASTIC, MS-011AA, DIP-24

获取价格

MT8940AE1 MICROSEMI SPECIALTY TELECOM CIRCUIT, PDIP24, LEAD FREE, PLASTIC, MS-011AA, DIP-24

获取价格

MT8940AY MICROSEMI Telecom IC, CMOS, CQCC24,

获取价格

MT8941 MITEL CMOS ST-BUS⑩ FAMILY Advanced T1/CEPT Digital

获取价格

MT8941 ZARLINK Advanced T1/CEPT Digital Trunk PLL

获取价格

MT8941AE MITEL CMOS ST-BUS⑩ FAMILY Advanced T1/CEPT Digital

获取价格