5秒后页面跳转
MT5C1005C-20/IT PDF预览

MT5C1005C-20/IT

更新时间: 2024-11-08 05:50:35
品牌 Logo 应用领域
AUSTIN 存储静态存储器
页数 文件大小 规格书
13页 98K
描述
256K x 4 SRAM SRAM MEMORY ARRAY

MT5C1005C-20/IT 技术参数

生命周期:Active零件包装代码:DIP
包装说明:0.400 INCH, CERAMIC, DIP-28针数:28
Reach Compliance Code:compliant风险等级:5.61
最长访问时间:20 nsJESD-30 代码:R-CDIP-T28
长度:35.56 mm内存密度:1048576 bit
内存集成电路类型:STANDARD SRAM内存宽度:4
功能数量:1端子数量:28
字数:262144 words字数代码:256000
工作模式:ASYNCHRONOUS最高工作温度:85 °C
最低工作温度:-40 °C组织:256KX4
封装主体材料:CERAMIC, METAL-SEALED COFIRED封装代码:DIP
封装形状:RECTANGULAR封装形式:IN-LINE
并行/串行:PARALLEL认证状态:Not Qualified
座面最大高度:4.318 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:CMOS
温度等级:INDUSTRIAL端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
宽度:10.16 mmBase Number Matches:1

MT5C1005C-20/IT 数据手册

 浏览型号MT5C1005C-20/IT的Datasheet PDF文件第2页浏览型号MT5C1005C-20/IT的Datasheet PDF文件第3页浏览型号MT5C1005C-20/IT的Datasheet PDF文件第4页浏览型号MT5C1005C-20/IT的Datasheet PDF文件第5页浏览型号MT5C1005C-20/IT的Datasheet PDF文件第6页浏览型号MT5C1005C-20/IT的Datasheet PDF文件第7页 
SRAM  
MT5C1005  
Austin Semiconductor, Inc.  
256K x 4 SRAM  
SRAM MEMORY ARRAY  
PIN ASSIGNMENT  
(Top View)  
32-Pin LCC (EC)  
32-Pin SOJ (DCJ)  
AVAILABLE AS MILITARY  
SPECIFICATIONS  
•MIL-STD-883  
28-Pin DIP (C)  
(400 MIL)  
A7  
A8  
A9  
1
2
3
4
5
6
7
8
32  
31  
30  
29  
28  
27  
26  
25  
24  
23  
22  
21  
20  
19  
18  
17  
Vcc  
A6  
A5  
A2  
A4  
A3  
A1  
NC  
NC  
A7  
A8  
A9  
1
2
3
4
5
6
7
8
9
28  
27  
26  
25  
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
Vcc  
A6  
A5  
A4  
A3  
A2  
A1  
A0  
NC  
DQ4  
DQ3  
DQ2  
DQ1  
WE\  
A12  
A10  
A11  
A13  
NC  
A14  
A15  
A16  
A17  
NC  
A10  
A11  
A12  
A13  
A14  
A15  
A16 10  
A17 11  
CE\ 12  
OE\ 13  
Vss 14  
FEATURES  
• High Speed: 20, 25, 35, and 45  
• Battery Backup: 2V data retention  
• Low power standby  
• High-performance, low-power CMOS double-metal  
process  
• Single +5V (+10%) Power Supply  
• Easy memory expansion with CE\ and OE\ options.  
• All inputs and outputs are TTL compatible  
9
10  
11  
12  
13  
14  
15  
16  
A0  
NC  
DQ4  
DQ3  
DQ2  
DQ1  
WE\  
CE\  
OE\  
Vss  
32-Pin Flat Pack (F)  
32-Pin LCC (ECW)  
1
A7  
A8  
Vcc  
A6  
3 2  
2
3 1  
3
4 3 2 1 31 32 30  
A9  
A5  
3 0  
4
A12  
A10  
A11  
A13  
NC  
A2  
2 9  
OPTIONS  
• Timing  
MARKING  
5
A4  
2 8  
2 9  
2 8  
2 7  
2 6  
2 5  
2 4  
2 3  
2 2  
2 1  
A2  
A4  
A3  
A1  
A10  
A11  
A12  
A13  
A14  
A15 1 0  
A16 1 1  
A17 1 2  
CE\ 1 3  
5
6
7
8
9
6
A3  
2 7  
7
A1  
2 6  
20ns access  
25ns access  
35ns access  
45ns access  
55ns access  
70ns access  
-20  
8
NC  
NC  
A0  
2 5  
A0  
9
A14  
A15  
A16  
A17  
NC  
2 4  
NC  
NC  
NC  
DQ4  
-25  
-35  
-45  
-55*  
-70*  
1 0  
1 1  
1 2  
1 3  
1 4  
1 5  
1 6  
2 3  
2 2  
2 1  
2 0  
1 9  
1 8  
1 7  
NC  
DQ4  
DQ3  
DQ2  
DQ1  
WE\  
CE\  
OE\  
Vss  
14 15 16 17 18 19 20  
• Package(s)  
Ceramic DIP (400 mil)  
C
No. 109  
Ceramic Quad LCC (contact factory)ECW  
No. 206  
No. 207  
No. 303  
No. 501  
GENERAL DESCRIPTION  
Ceramic LCC  
Ceramic Flatpack  
Ceramic SOJ  
EC  
F
The Austin Semiconductor SRAM family employs  
high-speed, low power CMOS designs fabricated using double-  
layer metal, double-layer polysilicon technology.  
DCJ  
For flexibility in high-speed memory applications, ASI  
offers chip enable (CE\) and output enable (OE\) capability.  
These enhancements can place the outputs in High-Z for addi-  
tional flexibility in system design. Writing to these devices is  
accomplished when write enable (WE\) and CE\ inputs are both  
LOW. Reading is accomplished when WE\ remains HIGH while  
CE\ and OE\ go LOW. The devices offer a reduced power  
standby mode when disabled. This allows system designs to  
achieve low standby power requirements.  
• OperatingTemperature Ranges  
Industrial (-40oC to +85oC)  
IT  
XT  
Military (-55oC to +125oC)  
• 2V data retention/low power  
L
*Electrical characteristics identical to those provided for the  
45ns access devices.  
All devices operation from a single +5V power supply  
and all inputs and outputs are fully TTL compatible.  
For more products and information  
please visit our web site at  
www.austinsemiconductor.com  
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.  
MT5C1005  
Rev. 3.2 06/05  
1

与MT5C1005C-20/IT相关器件

型号 品牌 获取价格 描述 数据表
MT5C1005C-20/XT AUSTIN

获取价格

256K x 4 SRAM SRAM MEMORY ARRAY
MT5C1005C-20/XT MICROSS

获取价格

Standard SRAM, 256KX4, 20ns, CMOS, CDIP28, 0.400 INCH, CERAMIC, DIP-28
MT5C1005C-20E/883C MICROSS

获取价格

Standard SRAM, 256KX4, 20ns, CMOS, CDIP28, 0.400 INCH, CERAMIC, DIP-28
MT5C1005C-20L/883C AUSTIN

获取价格

256K x 4 SRAM SRAM MEMORY ARRAY
MT5C1005C-20L/IT AUSTIN

获取价格

256K x 4 SRAM SRAM MEMORY ARRAY
MT5C1005C-20L/XT AUSTIN

获取价格

256K x 4 SRAM SRAM MEMORY ARRAY
MT5C1005C-25/883C AUSTIN

获取价格

256K x 4 SRAM SRAM MEMORY ARRAY
MT5C1005C-25/IT AUSTIN

获取价格

256K x 4 SRAM SRAM MEMORY ARRAY
MT5C1005C-25/IT MICROSS

获取价格

Standard SRAM, 256KX4, 25ns, CMOS, CDIP28, 0.400 INCH, CERAMIC, DIP-28
MT5C1005C-25/XT MICROSS

获取价格

Standard SRAM, 256KX4, 25ns, CMOS, CDIP28, 0.400 INCH, CERAMIC, DIP-28