5秒后页面跳转
捷配首页

Datasheet > MPC962308EF-1H
MPC962308EF-1H PDF预览

MPC962308EF-1H

更新时间： 2024-11-12 21:20:27
品牌 Logo 应用领域
恩智浦 - NXP 驱动光电二极管输出元件
页数 文件大小 规格书
12页 409K
描述
962308 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16, SOIC-16

阅读下载

中文翻译

获取价格

MPC962308EF-1H 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Transferred零件包装代码：SOIC
包装说明：SOP,针数：16
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.08系列：962308
输入调节：STANDARDJESD-30 代码：R-PDSO-G16
JESD-609代码：e3长度：9.9 mm
逻辑集成电路类型：PLL BASED CLOCK DRIVER湿度敏感等级：3
功能数量：1反相输出次数：
端子数量：16实输出次数：8
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE封装主体材料：PLASTIC/EPOXY
封装代码：SOP封装形状：RECTANGULAR
封装形式：SMALL OUTLINE峰值回流温度（摄氏度）：260
认证状态：Not QualifiedSame Edge Skew-Max（tskwd）：0.2 ns
座面最大高度：1.75 mm最大供电电压 (Vsup)：3.6 V
最小供电电压 (Vsup)：3 V标称供电电压 (Vsup)：3.3 V
表面贴装：YES温度等级：INDUSTRIAL
端子面层：Tin (Sn)端子形式：GULL WING
端子节距：1.27 mm端子位置：DUAL
处于峰值回流温度下的最长时间：40宽度：3.9 mm
最小 fmax：133.3 MHzBase Number Matches：1

MPC962308EF-1H 数据手册

 浏览型号MPC962308EF-1H的Datasheet PDF文件第2页浏览型号MPC962308EF-1H的Datasheet PDF文件第3页浏览型号MPC962308EF-1H的Datasheet PDF文件第4页浏览型号MPC962308EF-1H的Datasheet PDF文件第5页浏览型号MPC962308EF-1H的Datasheet PDF文件第6页浏览型号MPC962308EF-1H的Datasheet PDF文件第7页 
Freescale Semiconductor, Inc.  
MOTOROLA  
Order number: MPC962308  
Rev 3, 08/2004  
SEMICONDUCTOR TECHNICAL DATA  
3.3 V Zero Delay Buffer  
MPC962308  
The MPC962308 is a 3.3 V Zero Delay Buffer designed to distribute  
high-speed clocks in PC, workstation, datacom, telecom and other  
high-performance applications. The MPC962308 uses an internal PLL and an  
external feedback path to lock its low-skew clock output phase to the reference  
clock phase, providing virtually zero propagation delay. The input-to-output  
skew is guaranteed to be less than 250 ps and output-to-output skew is  
guaranteed to be less than 200 ps.  
Features  
D SUFFIX  
16-LEAD SOIC PACKAGE  
CASE 751B-05  
•
•
1:8 outputs LVCMOS zero-delay buffer  
Zero input-output propagation delay, adjustable by the capacitive load on  
FBK input  
•
Multiple Configurations, see Table 2. Available MPC962308  
Configurations  
•
•
•
•
•
•
•
•
•
•
•
•
Multiple low-skew outputs  
200 ps max output-output skew  
700 ps max device-device skew  
Two banks of four outputs, output tristate control by two select inputs  
Supports a clock I/O frequency range of 10 MHz to 133 MHz  
Low jitter, 200 ps max cycle-cycle (-1, -1H, -4, -5H)  
±250 ps static phase offset (SPO)  
DT SUFFIX  
16-LEAD TSSOP PACKAGE  
CASE 948F-01  
16-pin SOIC package or 16-pin TSSOP package  
Single 3.3 V supply  
Ambient temperature range: –40°C to +85°C  
Compatible with the CY2308 and CY23S08  
Spread spectrum compatible  
Functional Description  
The MPC962308 has two banks of four outputs each which can be controlled by the select inputs as shown in Table 1. Select  
Input Decoding. Bank B can be tristated if all of the outputs are not required. The select inputs also allow the input clock to be directly  
applied to the output for chip and system testing purposes. The MPC962308 PLL enters a power down state when there are no rising  
edges on the REF input. During this state, all of the outputs are in tristate and there is less than 50 µA of current draw. The PLL shuts  
down in two additional cases explained in Table 1. Select Input Decoding.  
Multiple MPC962308 devices can accept and distribute the same input clock throughout the system. In this situation, the difference  
between the output skews of two devices will be less than 700 ps.  
The MPC962308 is available in five different configurations as shown in Table 2. Available MPC962308 Configurations. In the  
MPC962308-1, the reference frequency is reproduced by the PLL and provided at the outputs. A high drive version of this configura-  
tion, the MPC962308-1H, is available to provide faster rise and fall times of the device.  
The MPC962308-2 provides 2X and 1X the reference frequency at the output banks. In addition, the MPC962308-3 provides 4X  
and 2X the reference frequency at the output banks. The output banks driving the feedback will determine the different configurations  
of the above devices. The MPC962308-4 provides outputs 2X the reference frequency.The MPC962308-5H is a high drive version  
with outputs of REF/2.  
The MPC962308 is fully 3.3 V compatible and requires no external components for the internal PLL. All inputs accept LVCMOS  
signals while the outputs provide LVCMOS compatible levels with the capability to drive terminated 50 Ω transmission lines on the  
incident edge. Depending on the configuration, the device is offered in a 16-lead SOIC or 16-lead TSSOP package.  
For More Information On This Product,  
© Motorola, Inc. 2004  
Go to: www.freescale.com  
1234567...12

中文翻译

下载PDF

与MPC962308EF-1H相关器件

型号 品牌 获取价格 描述 数据表
MPC962308EF-1HR2 NXP

获取价格

 		962308 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16, SOI
MPC962308EF-1R2 NXP

获取价格

 		PLL Based Clock Driver, 962308 Series, 8 True Output(s), 0 Inverted Output(s), PDSO16, SOI
MPC962308EJ-1H NXP

获取价格

 		962308 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16, TSS
MPC962308EJ-1HR2 NXP

获取价格

 		962308 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16, TSS
MPC962309 MOTOROLA

获取价格

 		Low-Cost 3.3 V Zero Delay Buffer
MPC962309D-1 MOTOROLA

获取价格

 		Low-Cost 3.3 V Zero Delay Buffer
MPC962309D-1 IDT

获取价格

 		Low-Cost, 3.3V Zero Delay Buffer
MPC962309D-1 NXP

获取价格

 		IC,1:9 OUTPUT,SOP,16PIN,PLASTIC
MPC962309D-1H IDT

获取价格

 		Low-Cost, 3.3V Zero Delay Buffer
MPC962309D-1H MOTOROLA

获取价格

 		Low-Cost 3.3 V Zero Delay Buffer

与MPC962308EF-1H相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证