5秒后页面跳转
MM54C95N PDF预览

MM54C95N

更新时间: 2024-11-05 22:46:11
品牌 Logo 应用领域
美国国家半导体 - NSC 移位寄存器逻辑集成电路
页数 文件大小 规格书
4页 111K
描述
4-Bit Right-Shift Left-Shift Register

MM54C95N 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:DIP, DIP14,.3Reach Compliance Code:unknown
风险等级:5.92Is Samacsys:N
其他特性:SEPARATE CLOCKS FOR SHIFT RIGHT & LOAD计数方向:RIGHT
系列:CMOSJESD-30 代码:R-XDIP-T14
JESD-609代码:e0长度:19.18 mm
负载电容(CL):50 pF逻辑集成电路类型:PARALLEL IN PARALLEL OUT
最大频率@ Nom-Sup:3000000 Hz位数:4
功能数量:1端子数量:14
最高工作温度:125 °C最低工作温度:-55 °C
输出极性:TRUE封装主体材料:UNSPECIFIED
封装代码:DIP封装等效代码:DIP14,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED传播延迟(tpd):400 ns
认证状态:Not Qualified座面最大高度:5.08 mm
子类别:Shift Registers最大供电电压 (Vsup):15 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:CMOS
温度等级:MILITARY端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:7.62 mm最小 fmax:3 MHz
Base Number Matches:1

MM54C95N 数据手册

 浏览型号MM54C95N的Datasheet PDF文件第2页浏览型号MM54C95N的Datasheet PDF文件第3页浏览型号MM54C95N的Datasheet PDF文件第4页 
February 1988  
MM54C95/MM74C95  
4-Bit Right-Shift Left-Shift Register  
General Description  
Features  
Y
Medium speed operation  
10 MHz (typ.)  
e
This 4-bit shift register is a monolithic complementary MOS  
(CMOS) integrated circuit composed of four D flip-flops.  
This register will perform right-shift or left-shift operations  
dependent upon the logical input level to the mode control.  
A number of these registers may be connected in series to  
form an N-bit right-shift or left-shift register.  
e
V
CC  
10V, C  
50 pF  
(typ.)  
L
Y
High noise immunity  
0.45 V  
CC  
Y
Low power  
100 nW/(typ.)  
Y
Tenth power TTL compatible  
Drive 2 LTTL loads  
3V to 15V  
Y
Wide supply voltage range  
When a logical ‘‘0’’ level is applied to the mode control in-  
put, the output of each flip-flop is coupled to the D input of  
the succeeding flip flop. Right-shift operation is performed  
by clocking at the clock 1 input, and serial data entered at  
the serial input, clock 2 and parallel inputs A through D are  
inhibited. With a logical ‘‘1’’ level applied to the mode con-  
trol, outputs to succeeding stages are decoupled and paral-  
lel loading is possible, or with external interconnection, shift-  
left operation can be accomplished by connecting the out-  
put of each flip-flop to the parallel input of the previous  
flip-flop and serial data is entered at input D.  
Y
Synchronous parallel load  
Y
Parallel inputs and outputs from each flip-flop  
Negative edge triggered clocking  
Y
Y
The MM54C95/MM74C95 follows the MM54L95/  
MM74L95 Pinout  
Applications  
Y
Y
Y
Y
Y
Data terminals  
Alarm systems  
Remote metering  
Industrial electronics  
Computers  
Y
Instrumentation  
Y
Automotive  
Y
Medical electronics  
Block and Connection Diagrams  
TL/F/5890–2  
TL/F/5890–1  
Dual-In-Line Package  
TL/F/5890–3  
e
e
Mode Control  
Mode Control  
0 for Right Shift  
1 for Left Shift or Parallel Load  
TL/F/5890–4  
Order Number MM54C95 or MM74C95  
C
1995 National Semiconductor Corporation  
TL/F/5890  
RRD-B30M105/Printed in U. S. A.  

与MM54C95N相关器件

型号 品牌 获取价格 描述 数据表
MM54C95W ROCHESTER

获取价格

Parallel In Parallel Out
MM54C989 NSC

获取价格

IC,SRAM,16X4,CMOS,DIP,16PIN,CERAMIC
MM54C989J NSC

获取价格

IC 16 X 4 STANDARD SRAM, 500 ns, CDIP16, CERAMIC, DIP-16, Static RAM
MM54C989J/883 NSC

获取价格

IC,SRAM,16X4,CMOS,DIP,16PIN,CERAMIC
MM54C989J/883B NSC

获取价格

IC,SRAM,16X4,CMOS,DIP,16PIN,CERAMIC
MM54C989J/883C NSC

获取价格

IC,SRAM,16X4,CMOS,DIP,16PIN,CERAMIC
MM54HC00E TI

获取价格

IC HC/UH SERIES, QUAD 2-INPUT NAND GATE, CQCC20, CERAMIC, LCC-20, Gate
MM54HC00E/883 TI

获取价格

IC,LOGIC GATE,QUAD 2-INPUT NAND,HC-CMOS,LLCC,20PIN,CERAMIC
MM54HC00E-MIL TI

获取价格

IC,LOGIC GATE,QUAD 2-INPUT NAND,HC-CMOS,LLCC,20PIN,CERAMIC
MM54HC00J FAIRCHILD

获取价格

NAND Gate, HC/UH Series, 4-Func, 2-Input, CMOS, CDIP14, DIP-14