5秒后页面跳转
MK2762-01S PDF预览

MK2762-01S

更新时间: 2024-11-21 20:59:59
品牌 Logo 应用领域
艾迪悌 - IDT 时钟光电二极管外围集成电路晶体
页数 文件大小 规格书
4页 24K
描述
Video Clock Generator, 33.333MHz, CMOS, PDSO16, 0.150 INCH, SOIC-16

MK2762-01S 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP,针数:16
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.28
JESD-30 代码:R-PDSO-G16JESD-609代码:e0
长度:9.9695 mm端子数量:16
最高工作温度:70 °C最低工作温度:
最大输出时钟频率:33.333 MHz封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):225
主时钟/晶体标称频率:27 MHz认证状态:Not Qualified
座面最大高度:1.778 mm最大供电电压:5.5 V
最小供电电压:4.5 V标称供电电压:5 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:3.937 mmuPs/uCs/外围集成电路类型:CLOCK GENERATOR, VIDEO
Base Number Matches:1

MK2762-01S 数据手册

 浏览型号MK2762-01S的Datasheet PDF文件第2页浏览型号MK2762-01S的Datasheet PDF文件第3页浏览型号MK2762-01S的Datasheet PDF文件第4页 
MK2762  
MPEG/Set-Top Clock Source  
ICRO CLOC K  
Description  
Features  
The MK2762 is a low cost, low jitter, high  
• Packaged in 16 pin narrow (150 mil) SOIC  
• Zero ppm audio clock error for 256X and 128X  
• Selectable audio sampling frequencies support  
32 kHz, 44.1 kHz, and 48 kHz in most DACs  
• 27.00 MHz crystal or clock input  
performance clock synthesizer for Zoran Dolby  
AC3, MPEG, and set-top box based applications.  
Using analog Phase-Locked Loop (PLL)  
techniques, the device accepts a 27.00 MHz crystal  
or clock input to produce multiple output clocks  
including 33 MHz, 13.5 MHz, a selectable audio  
clock, and three low-skew copies of the 27 MHz  
input. The audio clocks are frequency locked to  
the 27.00 MHz input with zero ppm error,  
• Fixed clocks of 27, 13.5, and 33.3 MHz  
• Zero ppm error in all output clocks  
• 25mA output drive capability at TTL levels  
• Advanced, low power, sub-micron CMOS process  
• 5V±10% operating voltage  
allowing audio and video to track exactly, thereby  
eliminating the need for large buffer memory.  
MicroClock manufactures the largest variety of  
Set-Top Box and multimedia clock synthesizers  
for all applications. Consult MicroClock to  
eliminate crystals and oscillators from your board.  
• See also the MK2712 for NTSC/PAL clocks  
Block Diagram  
VDD GND  
2
2
Output  
33.3333 MHz  
Buffer  
AS0  
AS1  
Output  
Buffer  
Clock Synthesis  
and Control  
Circuitry  
ACLK  
Output  
Buffer  
ACLK/2  
Output  
Buffer  
13.5000 MHz  
27.0000 MHz  
27.0000 MHz  
27.0000 MHz  
Output  
Buffer  
27.00 MHz  
clock or crystal  
Output  
Buffer  
X1  
Crystal  
Oscillator  
Output  
Buffer  
X2  
Output  
Buffer  
27.0000 MHz  
(180° Phase Shift)  
MDS2762B  
1
Revision 5307  
Printed 7/25/97  
MicroClock Division of ICS•1271 Parkmoor Ave.•San Jose•CA•95126•(408)295-9800tel•(408)295-9818fax  

与MK2762-01S相关器件

型号 品牌 获取价格 描述 数据表
MK2762-01SLF IDT

获取价格

Video Clock Generator, 33.333MHz, CMOS, PDSO16, 0.150 INCH, SOIC-16
MK2762-01SLFTR IDT

获取价格

Video Clock Generator, 33.333MHz, CMOS, PDSO16, 0.150 INCH, SOIC-16
MK2762-01STR IDT

获取价格

Video Clock Generator, 33.333MHz, CMOS, PDSO16, 0.150 INCH, SOIC-16
MK2771-05S IDT

获取价格

Clock Generator, 50MHz, CMOS, PDSO20, SOIC-20
MK2771-08S IDT

获取价格

Clock Generator, CMOS, PDSO20
MK2771-08STR IDT

获取价格

Clock Generator, CMOS, PDSO20
MK2771-12 ICSI

获取价格

VCXO and Set-Top Clock Source
MK2771-12S ICSI

获取价格

VCXO and Set-Top Clock Source
MK2771-12STR ICSI

获取价格

VCXO and Set-Top Clock Source
MK2771-13 ICSI

获取价格

VCXO and Set-Top Clock Source