5秒后页面跳转
MCM63R918AFC4.4R PDF预览

MCM63R918AFC4.4R

更新时间: 2024-11-10 04:48:35
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 静态存储器内存集成电路
页数 文件大小 规格书
21页 430K
描述
512KX18 LATE-WRITE SRAM, 2.2ns, PBGA119, 14 X 22 MM, 1.27 MM PITCH, PLASTIC, FLIP CHIP, BGA-119

MCM63R918AFC4.4R 技术参数

生命周期:Obsolete包装说明:BGA,
Reach Compliance Code:unknownECCN代码:3A991.B.2.A
HTS代码:8542.32.00.41风险等级:5.76
最长访问时间:2.2 nsJESD-30 代码:R-PBGA-B119
长度:22 mm内存密度:9437184 bit
内存集成电路类型:LATE-WRITE SRAM内存宽度:18
功能数量:1端子数量:119
字数:524288 words字数代码:512000
工作模式:SYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:512KX18
封装主体材料:PLASTIC/EPOXY封装代码:BGA
封装形状:RECTANGULAR封装形式:GRID ARRAY
并行/串行:PARALLEL认证状态:Not Qualified
座面最大高度:2.77 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):2.375 V标称供电电压 (Vsup):3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子形式:BALL
端子节距:1.27 mm端子位置:BOTTOM
宽度:14 mmBase Number Matches:1

MCM63R918AFC4.4R 数据手册

 浏览型号MCM63R918AFC4.4R的Datasheet PDF文件第2页浏览型号MCM63R918AFC4.4R的Datasheet PDF文件第3页浏览型号MCM63R918AFC4.4R的Datasheet PDF文件第4页浏览型号MCM63R918AFC4.4R的Datasheet PDF文件第5页浏览型号MCM63R918AFC4.4R的Datasheet PDF文件第6页浏览型号MCM63R918AFC4.4R的Datasheet PDF文件第7页 
Order this document  
by MCM63R836A/D  
SEMICONDUCTOR TECHNICAL DATA  
MCM63R836A  
MCM63R918A  
Advance Information  
8M Late Write HSTL  
The MCM63R836A/918A is an 8M–bit synchronous late write fast static RAM  
designed to provide high performance in secondary cache and ATM switch,  
Telecom, and other high speed memory applications. The MCM63R918A  
(organized as 512K words by 18 bits) and the MCM63R836A (organized as  
256K words by 36 bits) are fabricated in Motorola’shighperformancesilicongate  
copper CMOS technology.  
The differential clock (CK) inputs control the timing of read/write operations of  
theRAM. AttherisingedgeofCK, alladdresses, writeenables, andsynchronous  
selects are registered. An internal buffer and special logic enable the memory to  
accept write data on the rising edge of CK, a cycle after address and control  
signals. Read data is also driven on the rising edge of CK.  
FC PACKAGE  
PBGA  
CASE 999D–01  
The RAM uses HSTL inputs and outputs. The adjustable input trip–point (V  
)
ref  
and output voltage (V  
) gives the system designer greater flexibility in  
DDQ  
optimizing system performance.  
The synchronous write and byte enables allow writing to individual bytes or  
the entire word.  
The impedance of the output buffers is programmable, allowing the outputs to  
match the impedance of the circuit traces which reduces signal reflections.  
Byte Write Control  
2.5 V – 5% to 3.3 V + 10% Operation  
HSTL — I/O (JEDEC Standard JESD8–6 Class I Compatible)  
HSTL — User Selectable Input Trip–Point  
HSTL — Compatible Programmable Impedance Output Drivers  
Register to Register Synchronous Operation  
Boundary Scan (JTAG) IEEE 1149.1 Compatible  
Differential Clock Inputs  
Optional x18 or x36 Organization  
MCM63R836A/918A–3.0 = 3.0 ns  
MCM63R836A/918A–3.3 = 3.3 ns  
MCM63R836A/918A–3.7 = 3.7 ns  
MCM63R836A/918A–4.0 = 4.0 ns  
MCM63R836A/918A–4.4 = 4.4 ns  
Sleep Mode Operation (ZZ pin)  
119–Bump, 50 mil (1.27 mm) Pitch, 14 mm x 22 mm Flipped Chip Plastic  
Ball Grid Array (PBGA)  
This document contains information on a new product. Specifications and information herein are subject to change without notice.  
8/5/99  
Motorola, Inc. 1999  

与MCM63R918AFC4.4R相关器件

型号 品牌 获取价格 描述 数据表
MCM63R918FC3.0 FREESCALE

获取价格

MCM63R836
MCM63R918FC3.0R FREESCALE

获取价格

MCM63R836
MCM63R918FC3.3 FREESCALE

获取价格

MCM63R836
MCM63R918FC3.3R FREESCALE

获取价格

MCM63R836
MCM63R918FC3.7 FREESCALE

获取价格

MCM63R836
MCM63R918FC3.7R FREESCALE

获取价格

MCM63R836
MCM63R918FC4.0 FREESCALE

获取价格

MCM63R836
MCM63R918FC4.0R FREESCALE

获取价格

MCM63R836
MCM63R918FC4.4 MOTOROLA

获取价格

Late-Write SRAM, 512KX18, 2.2ns, CMOS, PBGA119, 14 X 22 MM, 1.27 MM PITCH, PLASTIC, FLIP C
MCM63R918RS3.0 MOTOROLA

获取价格

512KX18 LATE-WRITE SRAM, 1.5ns, CBGA119, 14 X 22 MM, 1.27 MM PITCH, CERAMIC, FLIP CHIP, BG