5秒后页面跳转
MC74HC595 PDF预览

MC74HC595

更新时间: 2024-11-15 23:01:35
品牌 Logo 应用领域
安森美 - ONSEMI /
页数 文件大小 规格书
12页 252K
描述
8-Bit Serial-Input/Serial or Parallel-Output Shift Register with Latched 3-State Outputs

MC74HC595 数据手册

 浏览型号MC74HC595的Datasheet PDF文件第2页浏览型号MC74HC595的Datasheet PDF文件第3页浏览型号MC74HC595的Datasheet PDF文件第4页浏览型号MC74HC595的Datasheet PDF文件第5页浏览型号MC74HC595的Datasheet PDF文件第6页浏览型号MC74HC595的Datasheet PDF文件第7页 
http://onsemi.com  
High–Performance Silicon–Gate CMOS  
MARKING  
DIAGRAMS  
16  
The MC74HC595A consists of an 8–bit shift register and an 8–bit  
D–type latch with three–state parallel outputs. The shift register  
accepts serial data and provides a serial output. The shift register also  
provides parallel data to the 8–bit latch. The shift register and latch  
have independent clock inputs. This device also has an asynchronous  
reset for the shift register.  
PDIP–16  
N SUFFIX  
CASE 648  
MC74HC595AN  
AWLYYWW  
16  
16  
1
1
The HC595A directly interfaces with the SPI serial data port on  
CMOS MPUs and MCUs.  
16  
SO–16  
D SUFFIX  
CASE 751B  
HC595A  
AWLYWW  
Output Drive Capability: 15 LSTTL Loads  
Outputs Directly Interface to CMOS, NMOS, and TTL  
Operating Voltage Range: 2.0 to 6.0 V  
1
1
16  
Low Input Current: 1.0 µA  
High Noise Immunity Characteristic of CMOS Devices  
In Compliance with the Requirements Defined by JEDEC Standard  
No. 7A  
HC  
595A  
ALYW  
TSSOP–16  
DT SUFFIX  
CASE 948F  
16  
1
1
Chip Complexity: 328 FETs or 82 Equivalent Gates  
Improvements over HC595  
A
= Assembly Location  
WL = Wafer Lot  
YY = Year  
WW = Work Week  
— Improved Propagation Delays  
— 50% Lower Quiescent Power  
— Improved Input Noise and Latchup Immunity  
PIN ASSIGNMENT  
LOGIC DIAGRAM  
Q
1
2
3
4
5
6
7
8
16  
15  
14  
V
CC  
B
SERIAL  
DATA  
INPUT  
14  
15  
1
Q
C
Q
A
A
Q
A
Q
B
Q
D
A
2
3
4
5
6
7
Q
C
Q
E
13 OUTPUT ENABLE  
12 LATCH CLOCK  
11 SHIFT CLOCK  
10 RESET  
PARALLEL  
DATA  
OUTPUTS  
Q
D
Q
E
Q
F
SHIFT  
Q
G
LATCH  
REGISTER  
Q
F
Q
H
Q
G
GND  
9
SQ  
H
Q
H
SHIFT  
CLOCK  
11  
10  
12  
13  
SERIAL  
DATA  
OUTPUT  
9
RESET  
SQ  
H
ORDERING INFORMATION  
LATCH  
CLOCK  
Device  
Package  
PDIP–16  
SOIC–16  
SOIC–16  
TSSOP–16  
Shipping  
V
= PIN 16  
CC  
GND = PIN 8  
OUTPUT  
ENABLE  
MC74HC595AN  
2000 / Box  
48 / Rail  
MC74HC595AD  
MC74HC595ADR2  
MC74HC595ADT  
MC74HC595ADTR2  
2500 / Reel  
96 / Rail  
TSSOP–16 2500 / Reel  
Semiconductor Components Industries, LLC, 2000  
1
Publication Order Number:  
March, 2000 – Rev. 8  
MC74HC595A/D  

与MC74HC595相关器件

型号 品牌 获取价格 描述 数据表
MC74HC595A ONSEMI

获取价格

8-Bit Serial-Input/Serial or Parallel-Output Shift Register with Latched 3-State Outputs
MC74HC595A_05 ONSEMI

获取价格

8-Bit Serial-Input/Serial or Parallel-Output Shift Register with Latched 3-State Outputs H
MC74HC595A_16 ONSEMI

获取价格

8-Bit Serial-Input/Serial or Parallel-Output Shift Register
MC74HC595AD MOTOROLA

获取价格

8-Bit Serial-Input/Serial or Parallel-Output Shift Register with 3-State Outputs
MC74HC595AD ONSEMI

获取价格

8-Bit Serial-Input/Serial or Parallel-Output Shift Register with Latched 3-State Outputs
MC74HC595ADG ONSEMI

获取价格

8-Bit Serial-Input/Serial or Parallel-Output Shift Register with Latched 3-State Outputs H
MC74HC595ADR2 ONSEMI

获取价格

8-Bit Serial-Input/Serial or Parallel-Output Shift Register with Latched 3-State Outputs
MC74HC595ADR2G ONSEMI

获取价格

8-Bit Serial-Input/Serial or Parallel-Output Shift Register with Latched 3-State Outputs H
MC74HC595ADT MOTOROLA

获取价格

8-Bit Serial-Input/Serial or Parallel-Output Shift Register with 3-State Outputs
MC74HC595ADT ONSEMI

获取价格

8-Bit Serial-Input/Serial or Parallel-Output Shift Register with Latched 3-State Outputs