5秒后页面跳转
MC74HC4040 PDF预览

MC74HC4040

更新时间: 2024-11-04 23:01:35
品牌 Logo 应用领域
安森美 - ONSEMI 计数器
页数 文件大小 规格书
8页 174K
描述
12-Stage Binary Ripple Counter

MC74HC4040 数据手册

 浏览型号MC74HC4040的Datasheet PDF文件第2页浏览型号MC74HC4040的Datasheet PDF文件第3页浏览型号MC74HC4040的Datasheet PDF文件第4页浏览型号MC74HC4040的Datasheet PDF文件第5页浏览型号MC74HC4040的Datasheet PDF文件第6页浏览型号MC74HC4040的Datasheet PDF文件第7页 
High–Performance Silicon–Gate CMOS  
The MC74C4040A is identical in pinout to the standard CMOS  
MC14040. The device inputs are compatible with standard CMOS  
outputs; with pullup resistors, they are compatible with LSTTL  
outputs.  
This device consists of 12 master–slave flip–flops. The output of  
each flip–flop feeds the next and the frequency at each output is half of  
that of the preceding one. The state counter advances on the  
negative–going edge of the Clock input. Reset is asynchronous and  
active–high.  
State changes of the Q outputs do not occur simultaneously because  
of internal ripple delays. Therefore, decoded output signals are subject  
to decoding spikes and may have to be gated with the Clock of the  
HC4040A for some designs.  
http://onsemi.com  
MARKING  
DIAGRAMS  
16  
PDIP–16  
N SUFFIX  
CASE 648  
MC74HC4040AN  
AWLYYWW  
16  
16  
1
1
16  
SO–16  
D SUFFIX  
CASE 751B  
HC4040A  
AWLYWW  
1
Output Drive Capability: 10 LSTTL Loads  
Outputs Directly Interface to CMOS, NMOS, and TTL  
Operating Voltage Range: 2 to 6 V  
1
16  
HC40  
40A  
ALYW  
TSSOP–16  
DT SUFFIX  
CASE 948F  
16  
Low Input Current: 1 µA  
1
High Noise Immunity Characteristic of CMOS Devices  
In Compliance With JEDEC Standard No. 7A Requirements  
Chip Complexity: 398 FETs or 99.5 Equivalent Gates  
1
A
= Assembly Location  
WL = Wafer Lot  
YY = Year  
LOGIC DIAGRAM  
WW = Work Week  
9
Q1  
7
FUNCTION TABLE  
Q2  
6
Q3  
Clock  
Reset  
Output State  
5
Q4  
L
L
No Charge  
3
10  
Q5  
Clock  
Advance to Next State  
All Outputs Are Low  
2
4
Q6  
X
H
Q7  
13  
12  
14  
15  
1
Q8  
Q9  
Q10  
Q11  
Q12  
ORDERING INFORMATION  
Device  
Package  
PDIP–16  
SOIC–16  
SOIC–16  
TSSOP–16  
Shipping  
11  
Pin 16 = V  
Pin 8 = GND  
CC  
Reset  
MC74HC4040AN  
MC74HC4040AD  
MC74HC4040ADR2  
MC74HC4040ADT  
MC74HC4040ADTR2  
2000 / Box  
48 / Rail  
V
CC  
16  
Q11 Q10 Q8  
15 14 13  
Q9 Reset Clock Q1  
2500 / Reel  
96 / Rail  
12  
11  
10  
9
TSSOP–16 2500 / Reel  
Pinout: 16–Lead Plastic Package  
(Top View)  
1
2
3
4
5
6
7
8
GND  
Q12 Q6  
Q5  
Q7  
Q4  
Q3  
Q2  
Semiconductor Components Industries, LLC, 2000  
1
Publication Order Number:  
May, 2000 – Rev. 3  
MC74HC4040A/D  

与MC74HC4040相关器件

型号 品牌 获取价格 描述 数据表
MC74HC4040A ONSEMI

获取价格

12-Stage Binary Ripple Counter
MC74HC4040A_05 ONSEMI

获取价格

12−Stage Binary Ripple Counter High−Performance Silicon−Gate CMOS
MC74HC4040AD MOTOROLA

获取价格

12-Stage Binary Ripple Counter
MC74HC4040AD ONSEMI

获取价格

12-Stage Binary Ripple Counter
MC74HC4040ADG ONSEMI

获取价格

12−Stage Binary Ripple Counter High−Performance Silicon−Gate CMOS
MC74HC4040ADR2 ONSEMI

获取价格

12-Stage Binary Ripple Counter
MC74HC4040ADR2 MOTOROLA

获取价格

HC/UH SERIES, ASYN NEGATIVE EDGE TRIGGERED 12-BIT UP BINARY COUNTER, PDSO16, 0.150 INCH, P
MC74HC4040ADR2G ONSEMI

获取价格

12−Stage Binary Ripple Counter High−Performance Silicon−Gate CMOS
MC74HC4040ADT MOTOROLA

获取价格

12-Stage Binary Ripple Counter
MC74HC4040ADT ONSEMI

获取价格

12-Stage Binary Ripple Counter