5秒后页面跳转
MC74ACT109MR2 PDF预览

MC74ACT109MR2

更新时间: 2024-11-30 20:51:07
品牌 Logo 应用领域
安森美 - ONSEMI 光电二极管输出元件逻辑集成电路触发器
页数 文件大小 规格书
6页 197K
描述
ACT SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, EIAJ, SO-16

MC74ACT109MR2 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP16,.3
针数:16Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.55
系列:ACTJESD-30 代码:R-PDSO-G16
JESD-609代码:e0长度:10.2 mm
负载电容(CL):50 pF逻辑集成电路类型:J-KBAR FLIP-FLOP
最大频率@ Nom-Sup:125000000 Hz最大I(ol):0.024 A
位数:2功能数量:2
端子数量:16最高工作温度:85 °C
最低工作温度:-40 °C输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP16,.3封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
传播延迟(tpd):13 ns认证状态:Not Qualified
座面最大高度:2.05 mm子类别:FF/Latches
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:POSITIVE EDGE
宽度:5.275 mm最小 fmax:125 MHz
Base Number Matches:1

MC74ACT109MR2 数据手册

 浏览型号MC74ACT109MR2的Datasheet PDF文件第2页浏览型号MC74ACT109MR2的Datasheet PDF文件第3页浏览型号MC74ACT109MR2的Datasheet PDF文件第4页浏览型号MC74ACT109MR2的Datasheet PDF文件第5页浏览型号MC74ACT109MR2的Datasheet PDF文件第6页 
DUAL JK POSITIVE  
EDGE-TRIGGERED  
FLIP-FLOP  
The MC74AC109/74ACT109 consists of two high-speed completely independent  
transition clocked JK flip-flops. The clocking operation is independent of rise and fall  
times of the clock waveform. The JK design allows operation as a D flip-flop (refer to  
MC74AC74/74ACT74 data sheet) by connecting the J and K inputs together.  
Asynchronous Inputs:  
LOW input to S (Set) sets Q to HIGH level  
D
LOW input to C (Clear) sets Q to LOW level  
D
Clear and Set are independent of clock  
Simultaneous LOW on C and S makes both Q and Q HIGH  
D
D
N SUFFIX  
CASE 648-08  
PLASTIC  
Outputs Source/Sink 24 mA  
• ′ACT109 Has TTL Compatible Inputs  
V
C
J
K
CP  
S
Q
Q
2
CC  
D2  
2
2
2
D2  
2
16  
15  
14  
13  
12  
11  
10  
9
C
D
J
K
CP  
S
D
Q
Q
D SUFFIX  
CASE 751B-05  
PLASTIC  
PIN NAMES  
C
D1  
1
J , J , K , K  
Data Inputs  
J
K
1
CP  
S
Q
1
Q
1
1
2
1
2
2
1
D1  
CP , CP  
Clock Pulse Inputs  
Direct Clear Inputs  
Direct Set Inputs  
Outputs  
1
C
S
, C  
, S  
D1 D2  
1
2
4
5
6
7
8
3
D1 D2  
Q , Q , Q , Q  
2
C
J
K
1
CP  
S
Q
Q
1
GND  
1
2
1
D1  
1
1
D1  
1
LOGIC SYMBOL  
TRUTH TABLE  
Inputs  
Outputs  
Q
J
Q
K
S
C
CP  
J
K
Q
Q
D
D
S
C
D
D
L
H
L
H
H
H
H
H
H
L
L
H
H
H
H
H
X
X
X
X
X
X
L
H
L
X
X
X
L
H
L
H
H
H
CP  
CP  
L
H
L
L
Toggle  
H
H
X
Q
Q -  
0
0
Q
J
Q
K
H
X
H
L
Q -  
0
S
C
D
D
L
Q
0
H = HIGH Voltage Level  
L = LOW Voltage Level  
= LOW-to-HIGH Clock Transition  
X = Immaterial  
Q (Q ) = Previous Q (Q ) before  
0
0
0
0
LOW-to-HIGH Transition of Clock  
FACT DATA  
5-1  

与MC74ACT109MR2相关器件

型号 品牌 获取价格 描述 数据表
MC74ACT109N ONSEMI

获取价格

Dual JK Positive Edge−Triggered Flip−Flop
MC74ACT109N MOTOROLA

获取价格

DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP
MC74ACT109NC MOTOROLA

获取价格

ACT SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16, P
MC74ACT10D MOTOROLA

获取价格

TRIPLE 3-INPUT NAND GATE
MC74ACT10D ONSEMI

获取价格

TRIPLE 3-INPUT NAND GATE
MC74ACT10D ROCHESTER

获取价格

ACT SERIES, TRIPLE 3-INPUT NAND GATE, PDSO14, SOIC-14
MC74ACT10DC MOTOROLA

获取价格

ACT SERIES, TRIPLE 3-INPUT NAND GATE, PDSO14, PLASTIC, SOIC-14
MC74ACT10DCR1 MOTOROLA

获取价格

ACT SERIES, TRIPLE 3-INPUT NAND GATE, PDSO14, PLASTIC, SOIC-14
MC74ACT10DR2 MOTOROLA

获取价格

NAND Gate, ACT Series, 3-Func, 3-Input, CMOS, PDSO14, PLASTIC, SOIC-14
MC74ACT10DR2G ONSEMI

获取价格

Triple 3-Input NAND Gate