SEMICONDUCTOR TECHNICAL DATA
Master slave construction renders the MC1670 relatively insensitive to the
shape of the clock waveform, since only the voltage levels at the clock inputs
control the transfer of information from data input (D) to output.
When both clock inputs (C1 and C2) are in the low state, the data input
affects only the “Master” portion of the flip-flop. The data present in the “Master”
is transferred to the “Slave” when clock inputs (C1 “OR” C2) are taken from a
low to a high level. In other words, the output state of the flip-flop changes on the
positive transition of the clock pulse.
While either C1 “OR” C2 is in the high state, the “Master” (and data input) is
disabled.
L SUFFIX
CERAMIC PACKAGE
CASE 620–10
Asynchronous Set (S) and Reset (R) override Clock (C) and Data (D) inputs.
Power Dissipation = 220 mW typ (No Load)
f
= 350 MHz typ
Tog
TRUTH TABLE
D
R
S
C
Q
n+1
L
H
H
L
L
L
L
L
L
H
L
H
L
L
L
L
L
L
X
X
X
L
L
L
H
H
H
X
X
X
L
H
L
N.D.
LOGIC DIAGRAM
Q
L
5
S
n
H
L
Q
Q
H
n
n
7
9
C1
C2
Q
2
3
H
Q
n
ND = Not Defined
C = C1 + C2
11
4
D
R
Q
V
V
V
= Pin 1
= Pin 16
= Pin 8
CC1
CC2
EE
ELECTRICAL CHARACTERISTICS
–30°C
+25°C
+85°C
Characteristic
Symbol Min Max Min Max Min Max Unit
Power Supply Drain Current
I
E
—
—
—
48
—
—
mAdc
Input Current
Set, Reset
Clock
I
µAdc
inH
PIN ASSIGNMENT
—
—
—
—
—
—
—
—
—
550
250
270
—
—
—
—
—
—
Data
V
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
CC2
CC1
Switching Times
Propagation Delay
ns
Q
NC
t
1.0
0.9
0.5
2.7
2.7
2.1
1.1
1.0
0.6
2.5
2.5
1.9
1.1
1.0
0.6
2.9
2.9
2.3
pd
+
Q
NC
Rise Time (10% to 90%)
Fall Time (10% to 90%)
Setup Time
t
ns
ns
ns
–
t
RESET
SET
NC
t
t
—
—
—
—
0.4
0.5
—
—
—
—
—
—
S“1”
S“0”
NC
Hold Time
t
t
—
—
—
—
0.3
0.5
—
—
—
—
—
—
ns
NC
DATA
NC
H“1”
H“0”
CLOCK 1
Toggle Frequency
f
270
—
300
—
270
—
MHz
Tog
V
CLOCK 2
EE
3/93
REV 5
4–356
Motorola, Inc. 1996