5秒后页面跳转
MC1670L PDF预览

MC1670L

更新时间: 2024-09-09 22:51:27
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 触发器
页数 文件大小 规格书
4页 80K
描述
Master-Slave Flip-Flop

MC1670L 数据手册

 浏览型号MC1670L的Datasheet PDF文件第2页浏览型号MC1670L的Datasheet PDF文件第3页浏览型号MC1670L的Datasheet PDF文件第4页 
SEMICONDUCTOR TECHNICAL DATA  
Master slave construction renders the MC1670 relatively insensitive to the  
shape of the clock waveform, since only the voltage levels at the clock inputs  
control the transfer of information from data input (D) to output.  
When both clock inputs (C1 and C2) are in the low state, the data input  
affects only the “Master” portion of the flip-flop. The data present in the “Master”  
is transferred to the “Slave” when clock inputs (C1 “OR” C2) are taken from a  
low to a high level. In other words, the output state of the flip-flop changes on the  
positive transition of the clock pulse.  
While either C1 “OR” C2 is in the high state, the “Master” (and data input) is  
disabled.  
L SUFFIX  
CERAMIC PACKAGE  
CASE 620–10  
Asynchronous Set (S) and Reset (R) override Clock (C) and Data (D) inputs.  
Power Dissipation = 220 mW typ (No Load)  
f
= 350 MHz typ  
Tog  
TRUTH TABLE  
D
R
S
C
Q
n+1  
L
H
H
L
L
L
L
L
L
H
L
H
L
L
L
L
L
L
X
X
X
L
L
L
H
H
H
X
X
X
L
H
L
N.D.  
LOGIC DIAGRAM  
Q
L
5
S
n
H
L
Q
Q
H
n
n
7
9
C1  
C2  
Q
2
3
H
Q
n
ND = Not Defined  
C = C1 + C2  
11  
4
D
R
Q
V
V
V
= Pin 1  
= Pin 16  
= Pin 8  
CC1  
CC2  
EE  
ELECTRICAL CHARACTERISTICS  
–30°C  
+25°C  
+85°C  
Characteristic  
Symbol Min Max Min Max Min Max Unit  
Power Supply Drain Current  
I
E
48  
mAdc  
Input Current  
Set, Reset  
Clock  
I
µAdc  
inH  
PIN ASSIGNMENT  
550  
250  
270  
Data  
V
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
V
CC2  
CC1  
Switching Times  
Propagation Delay  
ns  
Q
NC  
t
1.0  
0.9  
0.5  
2.7  
2.7  
2.1  
1.1  
1.0  
0.6  
2.5  
2.5  
1.9  
1.1  
1.0  
0.6  
2.9  
2.9  
2.3  
pd  
+
Q
NC  
Rise Time (10% to 90%)  
Fall Time (10% to 90%)  
Setup Time  
t
ns  
ns  
ns  
t
RESET  
SET  
NC  
t
t
0.4  
0.5  
S“1”  
S“0”  
NC  
Hold Time  
t
t
0.3  
0.5  
ns  
NC  
DATA  
NC  
H“1”  
H“0”  
CLOCK 1  
Toggle Frequency  
f
270  
300  
270  
MHz  
Tog  
V
CLOCK 2  
EE  
3/93  
REV 5  
Motorola, Inc. 1996  

与MC1670L相关器件

型号 品牌 获取价格 描述 数据表
MC1672 MOTOROLA

获取价格

TRIPLE 2-INPUT EXCLUSIVE-OR GATE
MC1672 FREESCALE

获取价格

TRIPLE 2-INPUT EXCLUSIVE-OR GATE
MC1672F MOTOROLA

获取价格

XOR Gate, ECL, CDFP16
MC1672L MOTOROLA

获取价格

1000 SERIES, TRIPLE 2-INPUT XOR GATE, CDIP16, 620-09
MC1672LD MOTOROLA

获取价格

XOR Gate, ECL, CDIP16
MC1672LDS MOTOROLA

获取价格

XOR Gate, ECL, CDIP16
MC1674 FREESCALE

获取价格

TRIPLE 2-INPUT EXCLUSIVE-NOR GATE
MC1674 MOTOROLA

获取价格

TRIPLE 2-INPUT EXCLUSIVE-NOR GATE
MC1678F MOTOROLA

获取价格

Counter, Synchronous, Up Direction, ECL, CDFP16
MC1678L MOTOROLA

获取价格

ECL SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP DECADE COUNTER, CDIP16, 620-09