5秒后页面跳转
MC145532 PDF预览

MC145532

更新时间: 2024-01-28 16:02:27
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 转换器PC
页数 文件大小 规格书
16页 223K
描述
ADPCM Transcoder

MC145532 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:SOP,Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.82
其他特性:FULL DUPLEX压伸定律:A/MU-LAW
滤波器:NOJESD-30 代码:R-PDSO-G16
JESD-609代码:e0长度:10.3 mm
功能数量:1端子数量:16
工作模式:SYNCHRONOUS/ASYNCHRONOUS最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):NOT SPECIFIED
认证状态:Not Qualified座面最大高度:2.65 mm
标称供电电压:5 V表面贴装:YES
电信集成电路类型:ADPCM CODEC温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7.5 mm

MC145532 数据手册

 浏览型号MC145532的Datasheet PDF文件第1页浏览型号MC145532的Datasheet PDF文件第3页浏览型号MC145532的Datasheet PDF文件第4页浏览型号MC145532的Datasheet PDF文件第5页浏览型号MC145532的Datasheet PDF文件第6页浏览型号MC145532的Datasheet PDF文件第7页 
DECODER INPUT  
DEVICE DESCRIPTION  
DDI  
An Adaptive Differential PCM (ADPCM) transcoder is used  
to reduce the data rate required to transmit a PCM encoded  
voice signal while maintaining the voice fidelity and intelli-  
gibility of the PCM signal.  
Decoder Data Input (Pin 5)  
ADPCM data to be decoded are applied to this input pin,  
which operates in conjunction with DDC and DIE to enter the  
data in a serial format.  
The transcoder is used on 64 kbps data streams which  
represent either voice or voice band data signals that have  
been digitized by a codec (e.g., MC145557). The transcoder  
uses a filter to attempt to predict the next PCM input value  
based on previous PCM input values. The error between the  
predicted and the true PCM input value is the information  
that is sent to the other end of the line. Hence the word differ-  
ential, since the ADPCM data stream is the difference be-  
tween the true PCM input value and the predicted value. The  
term “adaptive” applies to the filter that is performing the pre-  
diction. It is adaptive in that its transfer function changes  
based on the PCM input data. That is, it adapts to the statis-  
tics of the signals presented to it.  
DDC  
Decoder Data Clock (Pin 4)  
Data applied to DDI are latched into the transcoder on the  
falling edge of DDC and data are output from DDO on the ris-  
ing edge of DDC. The frequency of DDC may be as low as  
64 kHz or as high as 5.12 MHz.  
DIE  
Decoder Input Enable (Pin 6)  
The beginning of a new ADPCM word is indicated by a ris-  
ing edge applied to this input. Data are serially clocked into  
DDI on the subsequent falling edges of DDC following the  
DIE rising edge. The frequency of DIE may not exceed  
8 kHz.  
PIN DESCRIPTIONS  
ENCODER INPUT  
DECODER OUTPUT  
EDI  
DDO  
Encoder Data Input (Pin 12)  
Decoder Data Output (Pin 2)  
PCM data to be encoded are applied to this input pin which  
operates synchronously with EDC and EIE to enter the data  
in a serial format.  
PCM data are available in a serial format from this output,  
which operates in conjunction with DDC and DOE. DDO is a  
three–state output that remains at a high–impedance state  
except when presenting data.  
EDC  
DOE  
Encoder Data Clock (Pin 13)  
Decoder Output Enable (Pin 3)  
Data applied to EDI are latched into the transcoder on a  
falling edge of EDC and data are output from EDO on a rising  
edge of this input pin. The frequency of EDC may be as low  
as 64 kHz or as high as 5.12 MHz.  
Each ADPCM word is requested by a rising edge on this  
input which causes the DDO pin to provide the data when  
clocked by DDC. One DOE must occur for each DIE.  
CONTEXT  
EIE  
MODE  
Mode Select (Pin 1)  
Encoder Input Enable (Pin 11)  
The beginning of a new PCM word is indicated to the  
transcoder by a rising edge applied to this input. The fre-  
quency of EIE may not exceed 8 kHz.  
A logic 0 applied to this input makes the transcoder com-  
patible with Mu–255 companding and D3 data format. A  
logic 1 applied to this pin makes the transcoder compatible  
with A–Law companding with even bit inversion data format.  
ENCODER OUTPUT  
SPC  
Signal Processor Clock (Pin 10)  
EDO  
Encoder Data Output (Pin 15)  
This input is typically clocked with a 20.48 MHz clock sig-  
nal which is used as the digital signal processor master  
clock. This pin has a CMOS compatible input.  
ADPCM data are available in a serial format from this out-  
put, which operates synchronously with EDC and EOE. EDO  
is a three–state output which remains in a high–impedance  
state, except when presenting data.  
RESET  
Reset (Pin 7)  
A logic 0 applied to this input forces the transcoder into a  
low power dissipation mode. A rising edge on this pin causes  
power to be restored and the optional transcoder RESET  
state (specified in the standards) to be forced. Valid data is  
available at the output pins four input enables after a rising  
edge on this pin. This pin has a CMOS compatible input.  
EOE  
Encoder Output Enable (Pin 14)  
Each ADPCM word is requested by a rising edge on this  
input, which causes the EDO pin to provide the data when  
clocked by EDC. One EOE must occur for each EIE.  
MC145532  
2
MOTOROLA  

与MC145532相关器件

型号 品牌 描述 获取价格 数据表
MC145532DW MOTOROLA ADPCM Transcoder

获取价格

MC145532DWR2 MOTOROLA A/MU-LAW, ADPCM CODEC, PDSO16, SOG-16

获取价格

MC145532L MOTOROLA ADPCM Transcoder

获取价格

MC145537 MOTOROLA MC14LC5540 ADPCM Codec Evaluation Kit

获取价格

MC145537EVK MOTOROLA MC14LC5540 ADPCM Codec Evaluation Kit

获取价格

MC14553B MOTOROLA 3-Digit BCD Counter

获取价格