Datasheet > MC140XXBDR2

MC140XXBDR2

更新时间： 2024-11-22 22:08:35

品牌	Logo	应用领域
安森美 - ONSEMI		/
页数	文件大小	规格书
6页	86K
描述
CMOS SSI

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MC140XXBDR2 数据手册

MC14070B, MC14077B

CMOS SSI

Quad Exclusive “OR” and “NOR” Gates

The MC14070B quad exclusive OR gate and the MC14077B quad

exclusive NOR gate are constructed with MOS P−channel and

N−channel enhancement mode devices in a single monolithic

structure. These complementary MOS logic gates find primary use

where low power dissipation and/or high noise immunity is desired.

http://onsemi.com

MARKING

DIAGRAMS

Features

• Supply Voltage Range = 3.0 Vdc to 18 Vdc

• All Outputs Buffered

• Capable of Driving Two Low−Power TTL Loads or One Low−Power

Schottky TTL Load Over the Rated Temperature Range

• Double Diode Protection on All Inputs

PDIP−14

P SUFFIX

CASE 646

MC140xxBCP

AWLYYWW

• MC14070B − Replacement for CD4030B and CD4070B Types

• MC14077B − Replacement for CD4077B Type

• Pb−Free Packages are Available*

SOIC−14

D SUFFIX

CASE 751A

140xxB

AWLYWW

MAXIMUM RATINGS (Voltages Referenced to V

)

Symbol

Parameter

Value

−0.5 to +18.0

Unit

DC Supply Voltage Range

SOEIAJ−14

F SUFFIX

CASE 965

MC140xxB

AWLYWW

V , V

in out

Input or Output Voltage Range

(DC or Transient)

−0.5 to V + 0.5

I , I

in out

Input or Output Current

(DC or Transient) per Pin

±10

WL, L

YY, Y

= Specific Device Code

= Assembly Location

= Wafer Lot

Power Dissipation, per Package

(Note 1)

500

Ambient Temperature Range

Storage Temperature Range

−55 to +125

−65 to +150

260

°C

= Year

WW, W = Work Week

stg

Lead Temperature

(8−Second Soldering)

ORDERING INFORMATION

See detailed ordering and shipping information in the package

dimensions section on page 3 of this data sheet.

Maximum ratings are those values beyond which device damage can occur.

Maximum ratings applied to the device are individual stress limit values (not

normal operating conditions) and are not valid simultaneously. If these limits are

exceeded, device functional operation is not implied, damage may occur and

reliability may be affected.

1. Temperature Derating:

Plastic “P and D/DW” Packages: – 7.0 mW/_C From 65_C To 125_C

This device contains protection circuitry to guard against damage due to high

static voltages or electric fields. However, precautions must be taken to avoid

applications of any voltage higher than maximum rated voltages to this

high−impedance circuit. For proper operation, V and V should be constrained

out

to the range V v (V or V ) v V

out

Unused inputs must always be tied to an appropriate logic voltage level

(e.g., either V or V ). Unused outputs must be left open.

*For additional information on our Pb−Free strategy and soldering details, please

download the ON Semiconductor Soldering and Mounting Techniques

Reference Manual, SOLDERRM/D.

Semiconductor Components Industries, LLC, 2005

Publication Order Number:

February, 2005 − Rev. 5

MC14070B/D

12 3 4 5 6

中文翻译

下载PDF

与MC140XXBDR2相关器件

型号	品牌	获取价格	描述	数据表
MC140XXBF	ONSEMI	获取价格	CMOS SSI
MC140XXBFEL	ONSEMI	获取价格	CMOS SSI
MC14106B	ONSEMI	获取价格	Hex Schmitt Trigger
MC14106B_06	ONSEMI	获取价格	Hex Schmitt Trigger
MC14106BAL	MOTOROLA	获取价格	Inverter, CMOS, CDIP14
MC14106BALD	MOTOROLA	获取价格	Inverter, CMOS, CDIP14
MC14106BALS	MOTOROLA	获取价格	Inverter, CMOS, CDIP14
MC14106BCL	MOTOROLA	获取价格	Hex Schmitt Trigger
MC14106BCLD	MOTOROLA	获取价格	IC,LOGIC GATE,HEX INVERTER,CMOS,DIP,14PIN,CERAMIC
MC14106BCLDS	MOTOROLA	获取价格	IC,LOGIC GATE,HEX INVERTER,CMOS,DIP,14PIN,CERAMIC

与MC140XXBDR2相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

36
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

28
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

56
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

53

产品中心

服务支持

精选活动

关于我们

帮助中心

MC140XXBDR2

MC140XXBDR2 数据手册

与MC140XXBDR2相关器件

与MC140XXBDR2相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MC140XXBDR2

MC140XXBDR2 数据手册

与MC140XXBDR2相关器件

与MC140XXBDR2相关文章

您还可以找

您在本页遇到什么问题？