MC14043BDR2G

更新时间： 2024-02-25 15:10:23

品牌	Logo	应用领域
安森美 - ONSEMI		触发器锁存器逻辑集成电路光电二极管 PC
页数	文件大小	规格书
8页	104K
描述
CMOS MSI Quad R−S Latches

阅读下载

中文翻译

获取价格

技术参数
数据手册
替代型号

如果您发现信息不准确，欢迎纠错

MC14043BDR2G 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Active	零件包装代码：	SOIC
包装说明：	SOP, SOP16,.25	针数：	16
Reach Compliance Code：	compliant	HTS代码：	8542.39.00.01
Factory Lead Time：	1 week	风险等级：	0.85
Samacsys Confidence：	3	Samacsys Status：	Released
Samacsys PartID：	1183324	Samacsys Pin Count：	16
Samacsys Part Category：	Integrated Circuit	Samacsys Package Category：	Small Outline Packages
Samacsys Footprint Name：	MC14043BDR2G	Samacsys Released Date：	2019-05-19 15:04:59
Is Samacsys：	N	系列：	4000/14000/40000
JESD-30 代码：	R-PDSO-G16	JESD-609代码：	e3
长度：	9.9 mm	负载电容（CL）：	50 pF
逻辑集成电路类型：	R-S LATCH	湿度敏感等级：	1
位数：	4	功能数量：	1
端子数量：	16	最高工作温度：	125 °C
最低工作温度：	-55 °C	输出特性：	3-STATE
输出极性：	TRUE	封装主体材料：	PLASTIC/EPOXY
封装代码：	SOP	封装等效代码：	SOP16,.25
封装形状：	RECTANGULAR	封装形式：	SMALL OUTLINE
包装方法：	TAPE AND REEL	峰值回流温度（摄氏度）：	260
电源：	5/15 V	Prop。Delay @ Nom-Sup：	350 ns
传播延迟（tpd）：	350 ns	认证状态：	Not Qualified
座面最大高度：	1.75 mm	子类别：	FF/Latches
最大供电电压 (Vsup)：	18 V	最小供电电压 (Vsup)：	3 V
标称供电电压 (Vsup)：	5 V	表面贴装：	YES
技术：	CMOS	温度等级：	MILITARY
端子面层：	Tin (Sn)	端子形式：	GULL WING
端子节距：	1.27 mm	端子位置：	DUAL
处于峰值回流温度下的最长时间：	40	触发器类型：	HIGH LEVEL
宽度：	3.9 mm	Base Number Matches：	1

MC14043BDR2G 数据手册

MC14043B, MC14044B

CMOS MSI

Quad R−S Latches

The MC14043B and MC14044B quad R−S latches are constructed

with MOS P−Channel and N−Channel enhancement mode devices in a

single monolithic structure. Each latch has an independent Q output

and set and reset inputs. The Q outputs are gated through three−state

buffers having a common enable input. The outputs are enabled with a

logical “1” or high on the enable input; a logical “0” or low

disconnects the latch from the Q outputs, resulting in an open circuit at

the Q outputs.

http://onsemi.com

MARKING

DIAGRAMS

PDIP−16

P SUFFIX

CASE 648

MC140xxBCP

AWLYYWWG

Features

• Double Diode Input Protection

• Three−State Outputs with Common Enable

• Outputs Capable of Driving Two Low−power TTL Loads or One

Low−Power Schottky TTL Load Over the Rated Temperature Range

• Supply Voltage Range = 3.0 Vdc to 18 Vdc

• Pb−Free Packages are Available*

SOIC−16

D SUFFIX

CASE 751B

140xxBG

AWLYWW

MAXIMUM RATINGS (Voltages Referenced to V

)

Symbol

Parameter

Value

Unit

DC Supply Voltage Range

−0.5 to +18.0

SOEIAJ−16

F SUFFIX

CASE 966

MC140xxB

ALYWG

V , V

in out

Input or Output Voltage Range

(DC or Transient)

−0.5 to V + 0.5

I , I

Input or Output Current

(DC or Transient) per Pin

± 10

in out

WL, L

YY, Y

= Specific Device Code

= Assembly Location

= Wafer Lot

Power Dissipation, per Package

(Note 1)

500

= Year

Ambient Temperature Range

Storage Temperature Range

−55 to +125

−65 to +150

260

°C

WW, W = Work Week

= Pb−Free Indicator

stg

Lead Temperature

(8−Second Soldering)

ORDERING INFORMATION

See detailed ordering and shipping information in the package

dimensions section on page 5 of this data sheet.

Maximum ratings are those values beyond which device damage can occur.

Maximum ratings applied to the device are individual stress limit values (not

normal operating conditions) and are not valid simultaneously. If these limits are

exceeded, device functional operation is not implied, damage may occur and

reliability may be affected.

1. Temperature Derating:

Plastic “P and D/DW” Packages: – 7.0 mW/_C From 65_C To 125_C

This device contains protection circuitry to guard against damage due to high

static voltages or electric fields. However, precautions must be taken to avoid

applications of any voltage higher than maximum rated voltages to this

high−impedance circuit. For proper operation, V and V should be constrained

out

to the range V v (V or V ) v V

out

Unused inputs must always be tied to an appropriate logic voltage level

(e.g., either V or V ). Unused outputs must be left open.

*For additional information on our Pb−Free strategy and soldering details, please

download the ON Semiconductor Soldering and Mounting Techniques

Reference Manual, SOLDERRM/D.

Semiconductor Components Industries, LLC, 2005

Publication Order Number:

August, 2005 − Rev. 6

MC14043B/D

12 3 4 5 6 7 8

中文翻译

下载PDF

MC14043BDR2G 替代型号

型号	品牌	替代类型	描述	数据表
MC14043BDG	ONSEMI	类似代替	CMOS MSI Quad R−S Latches
CD4043BM	TI	类似代替	CMOS QUAD 3-STATE R/S LATCHES
CD4043BD	TI	功能相似	CMOS QUAD 3-STATE R/S LATCHES

与MC14043BDR2G相关器件

型号	品牌	获取价格	描述	数据表
MC14043BF	ONSEMI	获取价格	CMOS MSI(Quad R-S Latches)
MC14043BFEL	ONSEMI	获取价格	CMOS MSI(Quad R-S Latches)
MC14043BFEL	ROCHESTER	获取价格	R-S Latch, 4000/14000/40000 Series, 1-Func, High Level Triggered, 4-Bit, True Output, CMOS
MC14043BFELG	ONSEMI	获取价格	CMOS MSI Quad RâS Latches
MC14043BFL1	ROCHESTER	获取价格	R-S Latch, 4000/14000/40000 Series, 1-Func, High Level Triggered, 4-Bit, True Output, CMOS
MC14044B	ONSEMI	获取价格	CMOS MSI(Quad R-S Latches)
MC14044BAL	MOTOROLA	获取价格	4000/14000/40000 SERIES, LOW LEVEL TRIGGERED R-S LATCH, TRUE OUTPUT, CDIP16, 620-09
MC14044BALD	MOTOROLA	获取价格	4000/14000/40000 SERIES, LOW LEVEL TRIGGERED R-S LATCH, TRUE OUTPUT, CDIP16, 620-09
MC14044BALDS	MOTOROLA	获取价格	暂无描述
MC14044BALS	MOTOROLA	获取价格	R-S Latch, 4-Func, 1-Bit, CMOS, CDIP16

与MC14043BDR2G相关文章

MBRS340T3G手册解读：参数说明、产品特性及应用
2024-06-28

8
PMOS管背靠背连接：串联还是并联？
2024-06-28

7
高压电解电容的分类与选型策略
2024-06-28

8
数码管：基本概念、分类、技术发展及市场趋势
2024-06-27

14

产品中心

服务支持

精选活动

关于我们

帮助中心

MC14043BDR2G

MC14043BDR2G 技术参数

MC14043BDR2G 数据手册

MC14043BDR2G 替代型号

与MC14043BDR2G相关器件

与MC14043BDR2G相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MC14043BDR2G

MC14043BDR2G 技术参数

MC14043BDR2G 数据手册

MC14043BDR2G 替代型号

与MC14043BDR2G相关器件

与MC14043BDR2G相关文章

您还可以找

您在本页遇到什么问题？