Datasheet > MC10EP451_06

MC10EP451_06

更新时间： 2024-02-11 01:25:59

品牌	Logo	应用领域
安森美 - ONSEMI		/
页数	文件大小	规格书
10页	124K
描述
3.3V / 5V ECL 6−Bit Differential Register with Master Reset

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MC10EP451_06 数据手册

MC10EP451, MC100EP451

3.3V / 5VꢀECL 6−Bit

Differential Register with

Master Reset

Description

http://onsemi.com

MARKING

The MC10/100EP451 is a 6−bit fully differential register with

common clock and single−ended Master Reset (MR). It is ideal for

very high frequency applications where a registered data path is

necessary.

DIAGRAM*

All inputs have a 75 kW pulldown resistor internally. Differential

inputs have an override clamp. Unused differential register inputs can

be left open and will default LOW. When the differential inputs are

MCxxx

forced to < V + 1.2 V, the clamp will override and force the output to

EP451

a default state. When in the default state, and since the flip−flop is edge

triggered, the output reaches a determined, but not predicted, valid

state.

AWLYYWWG

LQFP−32

FA SUFFIX

CASE 873A

The positive transition of CLK (pin 4) will latch the registers.

Master Reset (MR) HIGH will asynchronously reset all registers

forcing Q outputs to go LOW.

The 100 Series contains temperature compensation.

MCxxx

EP451

ALYWG

Features

QFN32

MN SUFFIX

CASE 488AM

• 450 ps Typical Propagation Delay

• Maximum Frequency > 3.0 GHz Typical

• Asynchronous Master Reset

xxx

= 10 or 100

• 20 ps Skew Within Device, 35 ps Skew Device−To−Device

= Assembly Location

• PECL Mode Operating Range: V = 3.0 V to 5.5 V

WL, L = Wafer Lot

YY, Y

With V = 0 V

= Year

WW, W = Work Week

• NECL Mode Operating Range: V = 0 V

= Pb−Free Package

With V = −3.0 V to −5.5 V

• Open Input Default State

• Safety Clamp on Inputs

• Pb−Free Packages are Available*

*For additional marking information, refer to

Application Note AND8002/D.

ORDERING INFORMATION

See detailed ordering and shipping information in the package

dimensions section on page 8 of this data sheet.

*For additional information on our Pb−Free strategy and soldering details, please

download the ON Semiconductor Soldering and Mounting Techniques

Reference Manual, SOLDERRM/D.

Publication Order Number:

March, 2006 − Rev. 8

MC10EP451/D

12 3 4 5 6 7...10

中文翻译

下载PDF

与MC10EP451_06相关器件

型号	品牌	获取价格	描述	数据表
MC10EP451FA	ONSEMI	获取价格	3.3V / 5VECL 6-Bit Differential Register with Master Reset
MC10EP451FA	ROCHESTER	获取价格	10E SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PQFP32, LQFP-32
MC10EP451FAG	ONSEMI	获取价格	3.3V / 5VECL 6-Bit Differential Register with Master Reset
MC10EP451FAG	ROCHESTER	获取价格	10E SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PQFP32, LEAD FREE,
MC10EP451FAR2	ONSEMI	获取价格	3.3V / 5VECL 6-Bit Differential Register with Master Reset
MC10EP451FAR2	ROCHESTER	获取价格	10E SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PQFP32, LQFP-32
MC10EP451FAR2G	ONSEMI	获取价格	3.3V / 5V ECL 6−Bit Differential Register with Master Reset
MC10EP451FAR2G	ROCHESTER	获取价格	10E SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PQFP32, LEAD FREE,
MC10EP451MNG	ROCHESTER	获取价格	10E SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PQCC32, 5 X 5 MM, 1
MC10EP451MNG	ONSEMI	获取价格	3.3V / 5V ECL 6−Bit Differential Register with Master Reset

与MC10EP451_06相关文章

BSS138LT3G：一款高效能N沟道MOSFET的全面解析
2024-07-04

3
解读EGP10B二极管资料手册：产品特性、参数分析
2024-07-04

3
RT9164AGG手册资料详解：引脚信息、设计指南
2024-07-04

3
2SA1037KPT资料详解：产品特性、电气参数、设计指南
2024-07-04

3

产品中心

服务支持

精选活动

关于我们

帮助中心

MC10EP451_06

MC10EP451_06 数据手册

与MC10EP451_06相关器件

与MC10EP451_06相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MC10EP451_06

MC10EP451_06 数据手册

与MC10EP451_06相关器件

与MC10EP451_06相关文章

您还可以找

您在本页遇到什么问题？