5秒后页面跳转
MC10114_02 PDF预览

MC10114_02

更新时间: 2024-11-01 04:59:43
品牌 Logo 应用领域
安森美 - ONSEMI /
页数 文件大小 规格书
8页 113K
描述
Triple Line Receiver

MC10114_02 数据手册

 浏览型号MC10114_02的Datasheet PDF文件第2页浏览型号MC10114_02的Datasheet PDF文件第3页浏览型号MC10114_02的Datasheet PDF文件第4页浏览型号MC10114_02的Datasheet PDF文件第5页浏览型号MC10114_02的Datasheet PDF文件第6页浏览型号MC10114_02的Datasheet PDF文件第7页 
MC10114  
Triple Line Receiver  
The MC10114 is a triple line receiver designed for use in sensing  
differential signals over long lines. An active current source and  
translated emitter follower inputs provide the line receiver with a  
common mode noise rejection limit of one volt in either the positive or  
the negative direction. This allows a large amount of common mode  
noise immunity for extra long lines.  
http://onsemi.com  
Another feature of the MC10114 is that the OR outputs go to a logic  
low level whenever the inputs are left floating. The outputs are each  
capable of driving 50 ohm transmission lines.  
This device is useful in high speed central processors,  
minicomputers, peripheral controllers, digital communication  
systems, testing and instrumen– tation systems. The MC10114 can  
also be used for MOS to MECL interfacing and it is ideal as a sense  
amplifier for MOS RAM’s.  
MARKING  
DIAGRAMS  
16  
CDIP–16  
L SUFFIX  
CASE 620  
MC10114L  
AWLYYWW  
1
A V  
reference is provided which is useful in making the  
BB  
16  
MC10114 a Schmit trigger, allowing single–ended driving of the  
inputs, or other applications where a stable reference voltage is  
necessary. See MECL Design Handbook (HB205) pages 226 and 228.  
PDIP–16  
P SUFFIX  
CASE 648  
MC10114P  
AWLYYWW  
1
P = 145 mW typ/pkg  
D
1
t = 2.4 ns typ (Single Ended Input)  
pd  
t = 2.0 ns typ (Differential Input)  
PLCC–20  
FN SUFFIX  
CASE 775  
pd  
10114  
t , t = 2.1 ns typ (20%–80%)  
r
f
AWLYYWW  
LOGIC DIAGRAM  
4
5
2
3
A
= Assembly Location  
WL = Wafer Lot  
YY = Year  
WW = Work Week  
9
6
7
10  
12  
13  
14  
V
V
= PIN 1  
= PIN 16  
= PIN 8  
CC1  
ORDERING INFORMATION  
CC2  
15  
11  
V
EE  
Device  
Package  
Shipping  
V
BB  
*
*V to be used to supply bias to the MC10114 only and bypassed (when used) with  
BB  
MC10114L  
CDIP–16  
25 Units / Rail  
0.01 µF to 0.1 µF capacitor to ground (0 V). V can source < 1.0 mA.  
BB  
When the input pin with the bubble goes positive, its respective output pin with  
bubble goes positive.  
MC10114P  
PDIP–16  
PLCC–20  
25 Units / Rail  
46 Units / Rail  
DIP PIN ASSIGNMENT  
MC10114FN  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
V
V
CC2  
CC1  
OUT  
OUT  
A
A
C
C
C
C
V
OUT  
OUT  
IN  
A
IN  
A
IN  
IN  
B
OUT  
B
OUT  
BB  
IN  
B
B
V
IN  
EE  
Pin assignment is for Dual–in–Line Package.  
For PLCC pin assignment, see the Pin Conversion Tables on page 18  
of the ON Semiconductor MECL Data Book (DL122/D).  
Semiconductor Components Industries, LLC, 2002  
1
Publication Order Number:  
January, 2002 – Rev. 7  
MC10114/D  

与MC10114_02相关器件

型号 品牌 获取价格 描述 数据表
MC10114F MOTOROLA

获取价格

IC,LINE RECEIVER,TRIPLE,ECL10,DIFFERENTIAL,FP,16PIN,CERAMIC
MC10114FN ONSEMI

获取价格

Triple Line Receiver
MC10114FN MOTOROLA

获取价格

LINE RECEIVER, PQCC20, PLASTIC, LCC-20
MC10114FNR2 MOTOROLA

获取价格

LINE RECEIVER, PQCC20, PLASTIC, LCC-20
MC10114FNR2 ROCHESTER

获取价格

Line Receiver, 3 Func, 3 Rcvr, ECL, PQCC20, PLASTIC, LCC-20
MC10114L ONSEMI

获取价格

Triple Line Receiver
MC10114LD ROCHESTER

获取价格

Line Receiver
MC10114LD MOTOROLA

获取价格

Line Driver/Receiver, ECL10K, CDIP16
MC10114LDS ROCHESTER

获取价格

Line Receiver
MC10114LS ROCHESTER

获取价格

Line Receiver