Datasheet > MC100ES6220TB

MC100ES6220TB

更新时间： 2024-11-30 20:33:15

品牌	Logo	应用领域
摩托罗拉 - MOTOROLA		驱动输出元件逻辑集成电路
页数	文件大小	规格书
7页	127K
描述
100E SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52, EXPOSED PAD, PLASTIC, LQFP-52

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

MC100ES6220TB 技术参数

生命周期：	Transferred	零件包装代码：	QFP
包装说明：	HLQFP, QFP52,.47SQ	针数：	52
Reach Compliance Code：	unknown	HTS代码：	8542.39.00.01
风险等级：	5.27	其他特性：	ECL MODE: VCC = 0V WITH VEE = -2.5V OR -3.3V SUPPLY
系列：	100E	输入调节：	DIFFERENTIAL
JESD-30 代码：	S-PQFP-G52	长度：	10 mm
逻辑集成电路类型：	LOW SKEW CLOCK DRIVER	功能数量：	2
反相输出次数：		端子数量：	52
实输出次数：	10	封装主体材料：	PLASTIC/EPOXY
封装代码：	HLQFP	封装形状：	SQUARE
封装形式：	FLATPACK, HEAT SINK/SLUG, LOW PROFILE	传播延迟（tpd）：	0.55 ns
认证状态：	Not Qualified	Same Edge Skew-Max（tskwd）：	0.13 ns
座面最大高度：	1.7 mm	最大供电电压 (Vsup)：	2.625 V
最小供电电压 (Vsup)：	2.375 V	标称供电电压 (Vsup)：	2.5 V
表面贴装：	YES	技术：	ECL
端子形式：	GULL WING	端子节距：	0.65 mm
端子位置：	QUAD	宽度：	10 mm
Base Number Matches：	1

MC100ES6220TB 数据手册

ꢀꢁ ꢂ ꢁꢃ ꢁ ꢄꢅ

SEMICONDUCTOR TECHNICAL DATA

Order Number: MC100ES6220/D

Rev 1, 11/2002

ꢄ

ꢎ

ꢆ

ꢇ

ꢈ

ꢆ

ꢖ

ꢉ

ꢊ

ꢓ

ꢋ

ꢌ

ꢉ

ꢍ

ꢗ

ꢎ

ꢘ

ꢏ

ꢄ

ꢋ ꢉ ꢐ ꢑꢐꢒ

ꢙ ꢚꢗ ꢘꢄ ꢘꢉ ꢆꢛ ꢜ

ꢀ

ꢘ

ꢐ

ꢒ

ꢗ

ꢟ

ꢠ

ꢡ

ꢒ

ꢓ

ꢔ

ꢍ

ꢕꢍ

ꢝ

ꢋ

ꢖ

ꢆ

ꢏ

ꢊ

ꢞ

ꢏ

ꢔ

ꢍ

ꢕ

The Motorola MC100ES6220 is a bipolar monolithic differential clock

fanout buffer. Designed for most demanding clock distribution systems,

the MC100ES6220 supports various applications that require the distribu-

tion of precisely aligned differential clock signals. Using SiGe technology

and a fully differential architecture, the device offers very low skew out-

puts and superior digital signal characteristics. Target applications for this

clock driver are high performance clock distribution in computing, net-

working and telecommunication systems.

LOW VOLTAGE DUAL 1:10

DIFFERENTIAL ECL/PECL

CLOCK FANOUT BUFFER

Features

• Two independent 1:10 differential clock fanout buffers

• 130 ps maximum device skew

• SiGe technology

• Supports DC to 1GHz operation of clock or data signals

• ECL/PECL compatible differential clock outputs

• ECL/PECL compatible differential clock inputs

• Single 3.3V, -3.3V, 2.5V or -2.5V supply

TB SUFFIX

52–LEAD LQFP PACKAGE

EXPOSED PAD

CASE 1336A

• Standard 52 lead LQFP package with exposed pad for enhanced ther-

mal characteristics

• Supports industrial temperature range

• Pin and function compatible to the MC100EP220

Functional Description

The MC100ES6220 is designed for low skew clock distribution systems and supports clock frequencies up to 1 GHz. The

device consists of two independent clock fanout buffers. The CLKA and CLKB inputs can be driven by ECL or PECL compatible

signals. The input signal of each clock buffer is distributed to 10 identical, differential ECL/PECL outputs. If VBB is connected to

the CLKA or CLKB input and bypassed to GND by a 10 nF capacitor, the MC100ES6220 can be driven by single-ended

ECL/PECL signals utilizing the VBB bias voltage output.

In order to meet the tight skew specification of the device, both outputs of a differential output pair should be terminated, even if

only one output is used. In the case where not all ten outputs are used, the output pairs on the same package side as the parts

being used on that side should be terminated.

The MC100ES6220 can be operated from a single 3.3V or 2.5V supply. As most other ECL compatible devices, the

MC100ES6220 supports positive (PECL) and negative (ECL) supplies. The MC100ES6220 is pin and function compatible to the

MC100EP220.

696

MOTOROLA ADVANCED CLOCK DRIVERS DEVICE DATA

12 3 4 5 6 7

中文翻译

下载PDF

与MC100ES6220TB相关器件

型号	品牌	获取价格	描述	数据表
MC100ES6220TBR2	NXP	获取价格	100E SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52, PLAST
MC100ES6220TBR2	MOTOROLA	获取价格	100E SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52, EXPOS
MC100ES6220TBR2	IDT	获取价格	Low Skew Clock Driver, 100E Series, 10 True Output(s), 0 Inverted Output(s), ECL, PQFP52,
MC100ES6221	FREESCALE	获取价格	Low Voltage 1:20 Differential ECL/PECL/HSTL Clock Fanout Buffer
MC100ES6221AE	FREESCALE	获取价格	Low Voltage 1:20 Differential ECL/PECL/HSTL Clock Fanout Buffer
MC100ES6221AER2	NXP	获取价格	100E SERIES, LOW SKEW CLOCK DRIVER, 20 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52, LEAD
MC100ES6221TB	FREESCALE	获取价格	Low Voltage 1:20 Differential ECL/PECL/HSTL Clock Fanout Buffer
MC100ES6221TB	MOTOROLA	获取价格	100E SERIES, LOW SKEW CLOCK DRIVER, 20 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52, EXPOS
MC100ES6221TBR2	MOTOROLA	获取价格	100E SERIES, LOW SKEW CLOCK DRIVER, 20 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52, EXPOS
MC100ES6222	MOTOROLA	获取价格	Low Voltage 1:15 Differential ECL/PECL Clock Divider and Fanout Buffer

与MC100ES6220TB相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

53
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

42
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

70
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

66

产品中心

服务支持

精选活动

关于我们

帮助中心

MC100ES6220TB

MC100ES6220TB 技术参数

MC100ES6220TB 数据手册

与MC100ES6220TB相关器件

与MC100ES6220TB相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MC100ES6220TB

MC100ES6220TB 技术参数

MC100ES6220TB 数据手册

与MC100ES6220TB相关器件

与MC100ES6220TB相关文章

您还可以找

您在本页遇到什么问题？