5秒后页面跳转
MACH220-20JC PDF预览

MACH220-20JC

更新时间: 2024-10-29 04:17:03
品牌 Logo 应用领域
超微 - AMD 可编程逻辑输入元件时钟
页数 文件大小 规格书
33页 213K
描述
High-Density EE CMOS Programmable Logic

MACH220-20JC 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:LCC包装说明:QCCJ, LDCC68,1.0SQ
针数:68Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.78
Is Samacsys:N其他特性:PAL BLOCKS INTERCONNECTED BY PIA; 8 PAL BLOCKS; BURIED MACROCELLS; 4 EXTERNAL CLOCKS
最大时钟频率:38.5 MHz系统内可编程:NO
JESD-30 代码:S-PQCC-J68JESD-609代码:e0
JTAG BST:NO长度:24.2062 mm
专用输入次数:4I/O 线路数量:48
宏单元数:96端子数量:68
最高工作温度:70 °C最低工作温度:
组织:4 DEDICATED INPUTS, 48 I/O输出函数:MACROCELL
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装等效代码:LDCC68,1.0SQ封装形状:SQUARE
封装形式:CHIP CARRIER峰值回流温度(摄氏度):NOT SPECIFIED
电源:5 V可编程逻辑类型:EE PLD
传播延迟:24 ns认证状态:Not Qualified
座面最大高度:4.57 mm子类别:Programmable Logic Devices
最大供电电压:5.25 V最小供电电压:4.75 V
标称供电电压:5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:J BEND
端子节距:1.27 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:24.2062 mm
Base Number Matches:1

MACH220-20JC 数据手册

 浏览型号MACH220-20JC的Datasheet PDF文件第2页浏览型号MACH220-20JC的Datasheet PDF文件第3页浏览型号MACH220-20JC的Datasheet PDF文件第4页浏览型号MACH220-20JC的Datasheet PDF文件第5页浏览型号MACH220-20JC的Datasheet PDF文件第6页浏览型号MACH220-20JC的Datasheet PDF文件第7页 
FINAL  
COM’L: -10/12/15/20  
IND: -14/18/24  
Advanced  
Micro  
MACH220-10/12/15/20  
High-Density EE CMOS Programmable Logic  
Devices  
DISTINCTIVE CHARACTERISTICS  
68 Pins  
48 Outputs  
96 Flip-flops; 4 clock choices  
96 Macrocells  
10 ns tPD  
8 “PAL26V12” blocks with buried macrocells  
Pin-compatible with MACH120 and MACH221  
100 MHz fCNT  
56 Inputs with pull-up resistors  
GENERAL DESCRIPTION  
TheMACH220isamemberofAMD’shigh-performance  
EE CMOS MACH 2 device family. This device has  
approximately nine times the logic macrocell capability  
of the popular PAL22V10 without loss of speed.  
polarity. If a registered configuration is chosen, the  
register can be configured as D-type or T-type to help  
reduce the number of product terms. The register type  
decision can be made by the designer or by the  
software. All output macrocells can be connected to an  
I/O cell. If a buried macrocell is desired, the internal  
feedback path from the macrocell can be used, which  
frees up the I/O pin for use as an input.  
The MACH220 consists of eight PAL blocks intercon-  
nected by a programmable switch matrix. The eight PAL  
blocks are essentially “PAL26V12” structures complete  
with product-term arrays, and programmable macro-  
cells, including buried macrocells. The switch matrix  
connects the PAL blocks to each other and to all input  
pins, providing a high degree of connectivity between  
the fully-connected PAL blocks. This allows designs to  
be placed and routed efficiently.  
The MACH220 has dedicated buried macrocells which,  
in addition to the capabilities of the output macrocell,  
also provide input registers for use in synchronizing  
signals and reducing setup time requirements.  
The MACH220 has two kinds of macrocell: output and  
buried. The output macrocell provides registered,  
latched, or combinatorial outputs with programmable  
BLOCK DIAGRAM  
If you would like to view  
Block Diagram in full size,  
please click on the box.  
Publication# 14130 Rev. I  
Issue Date: May 1995  
Amendment/0  

与MACH220-20JC相关器件

型号 品牌 获取价格 描述 数据表
MACH220-20JI AMD

获取价格

High-Density EE CMOS Programmable Logic
MACH221-10JC LATTICE

获取价格

High-Performance EE CMOS Programmable Logic
MACH221-10JI LATTICE

获取价格

High-Performance EE CMOS Programmable Logic
MACH221-10JI/1 LATTICE

获取价格

EE PLD, 12ns, CMOS, PQCC68,
MACH221-10VC LATTICE

获取价格

EE PLD, PQFP100, TQFP-100
MACH221-12JC LATTICE

获取价格

High-Performance EE CMOS Programmable Logic
MACH221-12JC/1 LATTICE

获取价格

EE PLD, 12ns, CMOS, PQCC68,
MACH221-12JI LATTICE

获取价格

High-Performance EE CMOS Programmable Logic
MACH221-14JI LATTICE

获取价格

High-Performance EE CMOS Programmable Logic
MACH221-15JC LATTICE

获取价格

High-Performance EE CMOS Programmable Logic