5秒后页面跳转
MACH221SP-15JC PDF预览

MACH221SP-15JC

更新时间: 2024-10-29 13:10:15
品牌 Logo 应用领域
莱迪思 - LATTICE 可编程逻辑器件输入元件时钟
页数 文件大小 规格书
48页 1080K
描述
EE PLD, PQCC68, PLASTIC, LCC-68

MACH221SP-15JC 技术参数

生命周期:Obsolete零件包装代码:LCC
包装说明:PLASTIC, LCC-68针数:68
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.71
Is Samacsys:NJESD-30 代码:S-PQCC-J68
端子数量:68封装主体材料:PLASTIC/EPOXY
封装形状:SQUARE封装形式:CHIP CARRIER
可编程逻辑类型:EE PLD认证状态:Not Qualified
表面贴装:YES端子形式:J BEND
端子位置:QUADBase Number Matches:1

MACH221SP-15JC 数据手册

 浏览型号MACH221SP-15JC的Datasheet PDF文件第2页浏览型号MACH221SP-15JC的Datasheet PDF文件第3页浏览型号MACH221SP-15JC的Datasheet PDF文件第4页浏览型号MACH221SP-15JC的Datasheet PDF文件第5页浏览型号MACH221SP-15JC的Datasheet PDF文件第6页浏览型号MACH221SP-15JC的Datasheet PDF文件第7页 
MACH 1 and 2 CPLD Families  
High-Performance EE CMOS Programmable Logic  
FEATURES  
  High-performance electrically-erasable CMOS PLD families  
  32 to 128 macrocells  
  44 to 100 pins in cost-effective PLCC, PQFP and TQFP packages  
  SpeedLocking™ – guaranteed fixed timing up to 16 product terms  
  Commercial 5/5.5/6/7.5/10/12/15-ns t and Industrial 7.5/10/12/14/18-ns t  
PD  
PD  
  Configurable macrocells  
— Programmable polarity  
— Registered or combinatorial outputs  
— Internal and I/O feedback paths  
— D-type or T-type flip-ops  
— Output Enables  
— Choice of clocks for each flip-flop  
— Input registers for MACH 2 family  
  JTAG (IEEE 1149.1)-compatible, 5-V in-system programming available  
  Peripheral component interconnect (PCI) compliant at 5/5.5/6/7.5/10/12 ns  
  Safe for mixed supply voltage system designs  
  Bus-Friendly™ inputs and I/Os reduce risk of unw anted oscillatory outputs  
  Programmable pow er-dow n mode results in pow er savings of up to 75%  
  Supported by Vantis DesignDirect™ softw are for rapid logic development  
— Supports HDL design methodologies with results optimized for Vantis  
— Flexibility to adapt to user requirements  
— Software partnerships that ensure customer success  
  Lattice/Vantis and third-party hardw are programming support  
®
Lattice/VantisPRO™ (formerly known as MACHPRO ) software for in-system programmability  
support on PCs and Automated Test Equipment  
— Programming support on all major programmers including Data I/O, BP Microsystems, Advin,  
and System General  
Publication# 1 4051  
Amendment/0  
Rev: K  
Issue Date: November 1 998  

与MACH221SP-15JC相关器件

型号 品牌 获取价格 描述 数据表
MACH221SP-15VC LATTICE

获取价格

EE PLD, 15ns, 96-Cell, CMOS, PQFP100, TQFP-100
MACH221SP-15YC LATTICE

获取价格

High-Performance EE CMOS Programmable Logic
MACH221SP-15YC/1 LATTICE

获取价格

EE PLD, 15ns, CMOS, PQFP100,
MACH221SP-15YI/1 LATTICE

获取价格

EE PLD, 18ns, CMOS, PQFP100,
MACH221SP-18YI LATTICE

获取价格

High-Performance EE CMOS Programmable Logic
MACH221SP-7VC LATTICE

获取价格

EE PLD, 7.5ns, 96-Cell, CMOS, PQFP100, TQFP-100
MACH221SP-7YC LATTICE

获取价格

High-Performance EE CMOS Programmable Logic
MACH221SP-7YC ROCHESTER

获取价格

EE PLD, 7.5ns, PQFP100, METRIC, CAVITY-UP, PLASTIC, QFP-100
MACH221SP-7YC/1 LATTICE

获取价格

EE PLD, 7.5ns, CMOS, PQFP100,
MACH221SP-7YI LATTICE

获取价格

EE PLD, 10ns, CMOS, PQFP100,