Datasheet > MACH211SP-18

MACH211SP-18

更新时间： 2024-10-27 22:51:31

品牌	Logo	应用领域
其他 - ETC		可编程逻辑
页数	文件大小	规格书
33页	189K
描述
High-Performance EE CMOS In-System Programmable Logic

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MACH211SP-18 数据手册

MACH 1 & 2 FAMILIES

FINAL

COM’L: -7/10/12/15

IND: -10/12/14/18

MACH211SP-7/10/12/15

High-Performance EE CMOS

In-System Programmable Logic

DISTINCTIVE CHARACTERISTICS

◆ JTAG-Compatible, 5-V in-system programming

◆ 44 Pins in PLCC and TQFP

◆ 64 Macrocells

◆ 7.5 ns t Commercial, 10 ns t Industrial

◆ 133 MHz f

CNT

◆ 32 I/Os; 2 dedicated inputs/clocks

◆ 64 Flip-ﬂops; 2 clock choices

◆ 4 “PALCE26V16” blocks w ith buried macrocells

◆ Speed Locking™ for guaranteed ﬁxed timing

◆ Bus-Friendly™ Inputs and I/Os

◆ Peripheral Component Interconnect (PCI) compliant (-7/-10/-12)

◆ Programmable pow er-dow n mode

IN-SYSTEM PROGRAMMING

In-system programming allows the MACH211SP to be programmed while soldered onto a system

board. Programming the MACH211SP in-system yields numerous beneﬁts at all stages of

development: prototyping, manufacturing, and in the ﬁeld. Since insertion into a programmer isn’t

needed, multiple handling steps and the resulting bent leads are eliminated. The design can be

modiﬁed in-system for design changes and debugging while prototyping, programming boards in

production, and ﬁeld upgrades.

The MACH211SP offers advantages with in-system programming. MACH devices have

extensive routing resources for pin-out retention; design changes resulting in pin-out changes

for many non-Vantis CPLDs cancel the advantages of in-system programming. The MACH211SP

can be deployed in any JTAG (IEEE 1149.1) compliant chain.

GENERAL DESCRIPTION

The MACH211SP is a member of Vantis’ high-performance EE CMOS MACH 1 & 2 families. This

device has approximately six times the logic macrocell capability of the popular PALCE22V10

without loss of speed.

The MACH211SP consists of four PAL blocks interconnected by a programmable switch matrix.

The four PAL blocks are essentially “PALCE26V16” structures complete with product-term arrays

and programmable macrocells, which can be programmed as high speed or low power, and buried

macrocells. The switch matrix connects the PAL blocks to each other and to all input pins,

Publication# 20405

Amendment/0

Rev: C

Issue Date: August 1 997

12 3 4 5 6 7...33

中文翻译

下载PDF

与MACH211SP-18相关器件

型号	品牌	获取价格	描述	数据表
MACH211SP-18JI	LATTICE	获取价格	High-Performance EE CMOS Programmable Logic
MACH211SP-20	AMD	获取价格	High-Density EE CMOS Programmable Logic
MACH211SP-20JC	AMD	获取价格	High-Density EE CMOS Programmable Logic
MACH211SP-20VC	AMD	获取价格	High-Density EE CMOS Programmable Logic
MACH211SP-6JC	LATTICE	获取价格	High-Performance EE CMOS Programmable Logic
MACH211SP-6JC/1	LATTICE	获取价格	EE PLD, 6ns, CMOS, PQCC44,
MACH211SP-6JI	LATTICE	获取价格	EE PLD, 6ns, CMOS, PQCC44,
MACH211SP-6VC	LATTICE	获取价格	High-Performance EE CMOS Programmable Logic
MACH211SP-6VI	LATTICE	获取价格	EE PLD, 6ns, CMOS, PQFP44,
MACH211SP-7	AMD	获取价格	High-Density EE CMOS Programmable Logic