5秒后页面跳转
MACH215-15JC PDF预览

MACH215-15JC

更新时间: 2024-10-27 22:35:15
品牌 Logo 应用领域
莱迪思 - LATTICE 可编程逻辑器件输入元件时钟
页数 文件大小 规格书
30页 243K
描述
High-Density EE CMOS Programmable Logic

MACH215-15JC 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:LCC包装说明:PLASTIC, LCC-44
针数:44Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.76其他特性:NO
最大时钟频率:41.7 MHz系统内可编程:NO
JESD-30 代码:S-PQCC-J44JESD-609代码:e0
JTAG BST:NO长度:16.5862 mm
湿度敏感等级:3专用输入次数:4
I/O 线路数量:32宏单元数:32
端子数量:44最高工作温度:70 °C
最低工作温度:组织:4 DEDICATED INPUTS, 32 I/O
输出函数:MACROCELL封装主体材料:PLASTIC/EPOXY
封装代码:QCCJ封装等效代码:LDCC44,.7SQ
封装形状:SQUARE封装形式:CHIP CARRIER
电源:5 V可编程逻辑类型:EE PLD
传播延迟:15 ns认证状态:Not Qualified
座面最大高度:4.57 mm子类别:Programmable Logic Devices
最大供电电压:5.25 V最小供电电压:4.75 V
标称供电电压:5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:J BEND
端子节距:1.27 mm端子位置:QUAD
宽度:16.5862 mmBase Number Matches:1

MACH215-15JC 数据手册

 浏览型号MACH215-15JC的Datasheet PDF文件第2页浏览型号MACH215-15JC的Datasheet PDF文件第3页浏览型号MACH215-15JC的Datasheet PDF文件第4页浏览型号MACH215-15JC的Datasheet PDF文件第5页浏览型号MACH215-15JC的Datasheet PDF文件第6页浏览型号MACH215-15JC的Datasheet PDF文件第7页 
FINAL  
COM’L: -12/15/20  
IND: -14/18/24  
Lattice Semiconductor  
MACH215-12/15/20  
High-Density EE CMOS Programmable Logic  
DISTINCTIVE CHARACTERISTICS  
44 Pins  
38 Inputs with pull-up resistors  
32 Output Macrocells  
32 Input Macrocells  
32 Outputs  
64 Flip-flops  
Product terms for:  
For asynchronous and synchronous  
— Individual flip-flop clock  
applications  
— Individual asynchronous reset, preset  
— Individual output enable  
4 “PAL22RA8” blocks with buried macrocells  
Pin-compatible with MACH110, MACH111,  
12 ns tPD Commercial  
MACH210, and MACH211  
14.5 ns tPD Industrial  
67 MHz fCNT  
GENERAL DESCRIPTION  
TheMACH215isamemberofthehigh-performance  
EE CMOS MACH device family. This device has  
approximately three times the capability of the popular  
PAL20RA10 without loss of speed. This device is  
designed for use in asynchronous as well as synchro-  
nous applications.  
The MACH215 has two kinds of macrocell: output and  
input. The MACH215 output macrocell provides regis-  
tered, latched, or combinatorial outputs with program-  
mable polarity. If a registered configuration is chosen,  
the register can be configured as D-type or T-type to  
help reduce the number of product terms. The register  
type decision can be made by the designer or by the  
software. Each macrocell has its own dedicated clock,  
asynchronous reset, and asynchronous preset control.  
The polarity of the clock signal is programmable. All  
output macrocells can be connected to an I/O cell.  
The MACH215 consists of four PAL blocks intercon-  
nected by a programmable switch matrix. The four PAL  
blocks are essentially “PAL22RA8” structures complete  
with product-term arrays and programmable macro-  
cells, individual register control product terms, and input  
registers. The switch matrix connects the PAL blocks to  
each other and to all input pins, providing a high degree  
of connectivity between the fully-connected PAL blocks.  
This allows designs to be placed and routed efficiently.  
The MACH215 has dedicated input macrocells which  
provide input registers or latches for synchronizing input  
signals and reducing setup time requirements.  
Publication# 16751 Rev. E  
Issue Date: May 1995  
Amendment/0  

与MACH215-15JC相关器件

型号 品牌 获取价格 描述 数据表
MACH215-20JC LATTICE

获取价格

High-Density EE CMOS Programmable Logic
MACH220-10 LATTICE

获取价格

High-Density EE CMOS Programmable Logic
MACH220-10 AMD

获取价格

High-Density EE CMOS Programmable Logic
MACH220-10JC LATTICE

获取价格

High-Density EE CMOS Programmable Logic
MACH220-10JC AMD

获取价格

High-Density EE CMOS Programmable Logic
MACH220-10JI AMD

获取价格

High-Density EE CMOS Programmable Logic
MACH220-12 AMD

获取价格

High-Density EE CMOS Programmable Logic
MACH220-12JC LATTICE

获取价格

High-Density EE CMOS Programmable Logic
MACH220-12JC AMD

获取价格

High-Density EE CMOS Programmable Logic
MACH220-12JI AMD

获取价格

High-Density EE CMOS Programmable Logic