5秒后页面跳转
MAAP-015024-DIEEV2 PDF预览

MAAP-015024-DIEEV2

更新时间: 2024-11-22 01:03:55
品牌 Logo 应用领域
泰科 - TE /
页数 文件大小 规格书
8页 1010K
描述
Dual Sided Bias Architecture

MAAP-015024-DIEEV2 数据手册

 浏览型号MAAP-015024-DIEEV2的Datasheet PDF文件第2页浏览型号MAAP-015024-DIEEV2的Datasheet PDF文件第3页浏览型号MAAP-015024-DIEEV2的Datasheet PDF文件第4页浏览型号MAAP-015024-DIEEV2的Datasheet PDF文件第5页浏览型号MAAP-015024-DIEEV2的Datasheet PDF文件第6页浏览型号MAAP-015024-DIEEV2的Datasheet PDF文件第7页 
MAAP-015024  
Power Amplifier, 8 W  
14.5 - 17.5 GHz  
Rev. V5  
Features  
Functional Schematic  
8 W Power Amplifier  
20 dB Small Signal Gain  
VG1 VD1  
VG2  
VD2 VG3  
VD3  
13  
3
6
9
11  
1
39 dBm Saturated Pulsed Output Power  
Dual Sided Bias Architecture  
100% On-wafer DC & RF Power Tested  
100% Visual Inspection to MIL-STD-833  
Bare Die  
14 RFOUT  
28  
RFIN  
Description  
The MAAP-015024 three stage 14.5 - 17.5 GHz  
GaAs MMIC power amplifier has a saturated pulsed  
output power of 39 dBm and a small signal gain of  
20 dB. The power amplifier must be biased directly  
on both sides of the die.  
15  
25  
19  
17  
27  
22  
This MMIC uses MACOM’s GaAs pHEMT device  
technology and is based upon optical gate  
lithography to ensure high repeatability and  
uniformity. The chip has surface passivation for  
protection and backside via holes and gold  
metallization to allow a conductive epoxy die attach  
process.  
VG1 VD1  
VG2  
VD2 VG3  
VD3  
Pad Configuration  
Pad No.  
Function  
Description  
1
VG1  
VD1  
VG2  
VD2  
VG3  
VD3  
RFOUT  
VD3  
VG3  
VD2  
VG2  
VD1  
VG1  
RFIN  
1st Stage Gate Voltage  
1st Stage Drain Voltage  
2nd Stage Gate Voltage  
2nd Stage Drain Voltage  
3rd Stage Gate Voltage  
3rd Stage Drain Voltage  
RF Output  
This device is well suited for communication and  
radar applications.  
3
6
9
11  
13  
14  
15  
17  
19  
22  
25  
27  
28  
Ordering Information  
Part Number  
Package  
Die in vacuum release gel  
pack  
MAAP-015024-DIE  
3rd Stage Drain Voltage  
3rd Stage Gate Voltage  
2nd Stage Drain Voltage  
2nd Stage Gate Voltage  
1ST Stage Drain Voltage  
1st Stage Gate Voltage  
RF Input  
MAAP-015024-DIER  
MAAP-015024-DIEEV1  
MAAP-015024-DIEEV2  
Diced Wafer on Grip Ring  
Direct gate bias sample  
board  
On chip gate bias sample  
board  
* Restrictions on Hazardous Substances, European Union Directive 2002/95/EC.  
1
M/A-COM Technology Solutions Inc. (MACOM) and its affiliates reserve the right to make changes to the product(s) or information contained herein without notice.  
Visit www.macom.com for additional data sheets and product information.  
For further information and support please visit:  
https://www.macom.com/support  

与MAAP-015024-DIEEV2相关器件

型号 品牌 获取价格 描述 数据表
MAAP-015024-DIER TE

获取价格

Dual Sided Bias Architecture
MAAP-015024-V3 TE

获取价格

Power Amplifier, 8 W
MAAP-015030_15 TE

获取价格

Power Amplifier, 13 W
MAAP-015030-DIE TE

获取价格

Power Amplifier, 13 W
MAAP-015030-DIE MACOM

获取价格

Power Amplifier, 13 W
MAAP-015030-DIEEV1 TE

获取价格

Power Amplifier, 13 W
MAAP-015030-DIEEV2 TE

获取价格

Power Amplifier, 13 W
MAAP-015035-DIE MACOM

获取价格

Power Amplifier, 12 W
MAAP-015036 TE

获取价格

Dual Sided Bias Architecture
MAAP-015036-DIE TE

获取价格

Dual Sided Bias Architecture