5秒后页面跳转
M54HC112D1 PDF预览

M54HC112D1

更新时间: 2024-11-04 05:00:59
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 触发器
页数 文件大小 规格书
11页 257K
描述
RAD-HARD DUAL J-K FLIP FLOP WITH PRESET AND CLEAR

M54HC112D1 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DIP包装说明:DIP, DIP16,.3
针数:16Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.41
系列:HC/UHJESD-30 代码:R-CDIP-T16
JESD-609代码:e0长度:20.32 mm
负载电容(CL):50 pF逻辑集成电路类型:J-K FLIP-FLOP
最大频率@ Nom-Sup:27000000 Hz最大I(ol):0.004 A
位数:2功能数量:2
端子数量:16最高工作温度:125 °C
最低工作温度:-55 °C输出极性:COMPLEMENTARY
封装主体材料:CERAMIC, METAL-SEALED COFIRED封装代码:DIP
封装等效代码:DIP16,.3封装形状:RECTANGULAR
封装形式:IN-LINE峰值回流温度(摄氏度):NOT SPECIFIED
电源:2/6 VProp。Delay @ Nom-Sup:38 ns
传播延迟(tpd):190 ns认证状态:Not Qualified
座面最大高度:3.83 mm子类别:FF/Latches
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):4.5 V表面贴装:NO
技术:CMOS温度等级:MILITARY
端子面层:Tin/Lead (Sn/Pb)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED总剂量:50k Rad(Si) V
触发器类型:NEGATIVE EDGE宽度:7.62 mm
最小 fmax:32 MHzBase Number Matches:1

M54HC112D1 数据手册

 浏览型号M54HC112D1的Datasheet PDF文件第2页浏览型号M54HC112D1的Datasheet PDF文件第3页浏览型号M54HC112D1的Datasheet PDF文件第4页浏览型号M54HC112D1的Datasheet PDF文件第5页浏览型号M54HC112D1的Datasheet PDF文件第6页浏览型号M54HC112D1的Datasheet PDF文件第7页 
M54HC112  
RAD-HARD DUAL J-K FLIP FLOP WITH PRESET AND CLEAR  
HIGH SPEED:  
= 79MHz (TYP.) at V = 6V  
f
MAX  
CC  
LOW POWER DISSIPATION:  
=2µA(MAX.) at T =25°C  
I
CC  
A
HIGH NOISE IMMUNITY:  
= V = 28% V (MIN.)  
V
NIH  
NIL  
CC  
DILC-16  
FPC-16  
SYMMETRICAL OUTPUT IMPEDANCE:  
|I | = I = 4mA (MIN)  
OH  
OL  
BALANCED PROPAGATION DELAYS:  
t
t
ORDER CODES  
PACKAGE  
PLH  
PHL  
WIDE OPERATING VOLTAGE RANGE:  
(OPR) = 2V to 6V  
FM  
EM  
V
CC  
DILC  
FPC  
M54HC112D  
M54HC112K  
M54HC112D1  
M54HC112K1  
PIN AND FUNCTION COMPATIBLE WITH  
54 SERIES 112  
SPACE GRADE-1: ESA SCC QUALIFIED  
50 krad QUALIFIED, 100 krad AVAILABLE ON  
REQUEST  
NO SEL UNDER HIGH LET HEAVY IONS  
IRRADIATION  
individual J, K, clock, and asynchronous set and  
clear inputs for each flip-flop. When the clock goes  
high, the inputs are enabled and data will be  
accepted. The logic level of the J and K inputs  
may be allowed to change when the clock pulse is  
high and the bistable will function as shown in the  
truth table. Input data is transferred to the input on  
the negative going edge of the clock pulse.  
All inputs are equipped with protection circuits  
against static discharge and transient excess  
voltage.  
DEVICE FULLY COMPLIANT WITH  
SCC-9203-051  
DESCRIPTION  
The M54HC112 is an high speed CMOS DUAL  
J-K FLIP-FLOP WITH PRESET AND CLEAR  
2
fabricated with silicon gate C MOS technology.  
The M54HC112 dual JK flip-flop features  
PIN CONNECTION  
March 2004  
1/11  

与M54HC112D1相关器件

型号 品牌 获取价格 描述 数据表
M54HC112F1 STMICROELECTRONICS

获取价格

HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16, FR
M54HC112F1R STMICROELECTRONICS

获取价格

DUAL J-K FLIP FLOP WITH PRESET AND CLEAR
M54HC112K STMICROELECTRONICS

获取价格

RAD-HARD DUAL J-K FLIP FLOP WITH PRESET AND CLEAR
M54HC112K1 STMICROELECTRONICS

获取价格

RAD-HARD DUAL J-K FLIP FLOP WITH PRESET AND CLEAR
M54HC113 STMICROELECTRONICS

获取价格

DUAL J-K FLIP FLOP WITH PRESET
M54HC113F1 STMICROELECTRONICS

获取价格

HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14, FR
M54HC113F1R STMICROELECTRONICS

获取价格

DUAL J-K FLIP FLOP WITH PRESET
M54HC11D STMICROELECTRONICS

获取价格

RAD-HARD TRIPLE 3-INPUT AND GATE
M54HC11D1 STMICROELECTRONICS

获取价格

RAD-HARD TRIPLE 3-INPUT AND GATE
M54HC11DG STMICROELECTRONICS

获取价格

抗辐照三路3输入与门