Datasheet > M4A3-192/96-55FAC

M4A3-192/96-55FAC

更新时间： 2024-10-30 04:33:47

品牌	Logo	应用领域
莱迪思 - LATTICE		时钟输入元件可编程逻辑
页数	文件大小	规格书
62页	2620K
描述
EE PLD, 5.5ns, CMOS, PBGA144, 0.80 MM PITCH, FBGA-144

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

M4A3-192/96-55FAC 数据手册

浏览型号M4A3-192/96-55FAC的Datasheet PDF文件第2页

浏览型号M4A3-192/96-55FAC的Datasheet PDF文件第3页

浏览型号M4A3-192/96-55FAC的Datasheet PDF文件第4页

浏览型号M4A3-192/96-55FAC的Datasheet PDF文件第5页

浏览型号M4A3-192/96-55FAC的Datasheet PDF文件第6页

浏览型号M4A3-192/96-55FAC的Datasheet PDF文件第7页

MACH 4 CPLD Family

High Performance EE CMOS

Programmable Logic

FEATURES

High-performance, EE CMOS 3.3-V & 5-V CPLD families

Flexible architecture for rapid logic designs

— Excellent First-Time-Fit

— SpeedLocking

and reﬁt feature

performance for guaranteed ﬁxed timing

— Central, input and output switch matrices for 100% routability and 100% pin-out retention

High speed

— 5.0ns t Commercial and 7.5ns t Industrial

— 182MHz f

CNT

32 to 512 macrocells; 32 to 768 registers

44 to 352 pins in PLCC, PQFP, TQFP, BGA, or fpBGA packages

Advanced capabilities for easy system integration

— 3.3-V & 5-V JEDEC-compliant operations

— JTAG (IEEE 1149.1) compliant for boundary scan testing

— 3.3-V & 5-V JTAG in-system programming

— PCI compliant (-5/-55/-6/-65/-7/-10/-12 speed grades)

— Safe for mixed supply voltage system designs

— Programmable pull-up or Bus-Friendly inputs and I/Os

— Hot-socketing

— Programmable security bit

— Individual output slew rate control

Flexible architecture for a w ide range of design styles

— D/T registers and latches

— Synchronous or asynchronous mode

— Dedicated input registers

— Programmable polarity

— Reset/ preset swapping

Advanced EE CMOS process provides high-performance, cost-effective solutions

Supported by Vantis DesignDirect

softw are for rapid logic development

— Supports HDL design methodologies with results optimized for Vantis

— Flexibility to adapt to user requirements

— Software partnerships that ensure customer success

Lattice/Vantis and third-party hardw are programming support

— Lattice/VantisPRO (formerly known as MACHPRO ) software for in-system programmability

support on PCs and automated test equipment

— Programming support on all major programmers including Data I/O, BP Microsystems, Advin,

and System General

Publication# 1 7466

Amendment/0

Rev: J

Issue Date: May 1 999

12 3 4 5 6 7...62

中文翻译

下载PDF

与M4A3-192/96-55FAC相关器件

型号	品牌	获取价格	描述	数据表
M4A3-192/96-55FANC	LATTICE	获取价格	EE PLD, 5.5ns, CMOS, PBGA144, 0.80 MM PITCH, FBGA-144
M4A3-192/96-55VC	LATTICE	获取价格	EE PLD, 5.5ns, 192-Cell, CMOS, PQFP144, TQFP-144
M4A3-192/96-5FANC	LATTICE	获取价格	EE PLD, 5ns, CMOS, PBGA144, 0.80 MM PITCH, FBGA-144
M4A3-192/96-5VC	LATTICE	获取价格	EE PLD, 5ns, 192-Cell, CMOS, PQFP144, TQFP-144
M4A3-192/96-5VNC	LATTICE	获取价格	EE PLD, 5ns, CMOS, PQFP144, TQFP-144
M4A3-192/96-65FAC	LATTICE	获取价格	EE PLD, 6.5ns, CMOS, PBGA144, FBGA-144
M4A3-192/96-65VC	LATTICE	获取价格	EE PLD, 6.5ns, 192-Cell, CMOS, PQFP144, TQFP-144
M4A3-192/96-6FAC	LATTICE	获取价格	High Performance E 2 CMOS In-System Programmable Logic
M4A3-192/96-6FANC	LATTICE	获取价格	EE PLD, 6ns, CMOS, PBGA144, FPBGA-144
M4A3-192/96-6VC	LATTICE	获取价格	High Performance E 2 CMOS In-System Programmable Logic

与M4A3-192/96-55FAC相关文章

三星深化印度制造布局，供应链本地化进程加速
2024-10-29

15
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

18
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
2024-10-18

42
意法半导体发布第四代SiC技术，助力电动汽车电驱
2024-10-15

49

产品中心

服务支持

精选活动

关于我们

帮助中心

M4A3-192/96-55FAC

M4A3-192/96-55FAC 数据手册

与M4A3-192/96-55FAC相关器件

与M4A3-192/96-55FAC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

M4A3-192/96-55FAC

M4A3-192/96-55FAC 数据手册

与M4A3-192/96-55FAC相关器件

与M4A3-192/96-55FAC相关文章

您还可以找

您在本页遇到什么问题？