5秒后页面跳转
M1A3PE3000-1FGG484I PDF预览

M1A3PE3000-1FGG484I

更新时间: 2024-09-20 14:43:15
品牌 Logo 应用领域
ACTEL 时钟可编程逻辑
页数 文件大小 规格书
158页 5657K
描述
Field Programmable Gate Array, 75264 CLBs, 3000000 Gates, 350MHz, 75264-Cell, CMOS, PBGA484, 23 X 23 MM, 2.23 MM HEIGHT, 1 MM PITCH, GREEN, FBGA-484

M1A3PE3000-1FGG484I 技术参数

是否Rohs认证: 符合生命周期:Transferred
包装说明:23 X 23 MM, 2.23 MM HEIGHT, 1 MM PITCH, GREEN, FBGA-484Reach Compliance Code:compliant
风险等级:5.76最大时钟频率:350 MHz
JESD-30 代码:S-PBGA-B484JESD-609代码:e1
长度:23 mm湿度敏感等级:3
可配置逻辑块数量:75264等效关口数量:3000000
输入次数:341逻辑单元数量:75264
输出次数:341端子数量:484
最高工作温度:85 °C最低工作温度:-40 °C
组织:75264 CLBS, 3000000 GATES封装主体材料:PLASTIC/EPOXY
封装代码:BGA封装等效代码:BGA484,22X22,40
封装形状:SQUARE封装形式:GRID ARRAY
峰值回流温度(摄氏度):250电源:1.5/3.3 V
可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY认证状态:Not Qualified
座面最大高度:2.44 mm子类别:Field Programmable Gate Arrays
最大供电电压:1.575 V最小供电电压:1.425 V
标称供电电压:1.5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:TIN SILVER COPPER端子形式:BALL
端子节距:1 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:40宽度:23 mm
Base Number Matches:1

M1A3PE3000-1FGG484I 数据手册

 浏览型号M1A3PE3000-1FGG484I的Datasheet PDF文件第2页浏览型号M1A3PE3000-1FGG484I的Datasheet PDF文件第3页浏览型号M1A3PE3000-1FGG484I的Datasheet PDF文件第4页浏览型号M1A3PE3000-1FGG484I的Datasheet PDF文件第5页浏览型号M1A3PE3000-1FGG484I的Datasheet PDF文件第6页浏览型号M1A3PE3000-1FGG484I的Datasheet PDF文件第7页 
Revision 9  
®
ProASIC3E Flash Family FPGAs  
with Optional Soft ARM Support  
®
Pro (Professional) I/O  
Features and Benefits  
700 Mbps DDR, LVDS-Capable I/Os  
High Capacity  
1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation  
Bank-Selectable I/O Voltages—up to 8 Banks per Chip  
Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V /  
2.5 V / 1.8 V / 1.5 V, 3.3 V PCI / 3.3 V PCI-X, and LVCMOS  
2.5 V / 5.0 V Input  
600 k to 3 Million System Gates  
108 to 504 kbits of True Dual-Port SRAM  
Up to 620 User I/Os  
Reprogrammable Flash Technology  
Differential I/O Standards: LVPECL, LVDS, B-LVDS, and  
M-LVDS  
Voltage-Referenced I/O Standards: GTL+ 2.5 V / 3.3 V, GTL  
2.5 V / 3.3 V, HSTL Class I and II, SSTL2 Class I and II, SSTL3  
Class I and II  
130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS  
Process  
Live at Power-Up (LAPU) Level 0 Support  
Single-Chip Solution  
Retains Programmed Design when Powered Off  
I/O Registers on Input, Output, and Enable Paths  
Hot-Swappable and Cold Sparing I/Os  
Programmable Output Slew Rate and Drive Strength  
Programmable Input Delay  
Schmitt Trigger Option on Single-Ended Inputs  
Weak Pull-Up/-Down  
On-Chip User Nonvolatile Memory  
1 kbit of FlashROM with Synchronous Interfacing  
High Performance  
350 MHz System Performance  
3.3 V, 66 MHz 64-Bit PCI  
IEEE 1149.1 (JTAG) Boundary Scan Test  
Pin-Compatible Packages across the ProASIC 3E Family  
In-System Programming (ISP) and Security  
®
Secure ISP Using On-Chip 128-Bit Advanced Encryption  
Standard (AES) Decryption via JTAG (IEEE 1532–compliant)  
Clock Conditioning Circuit (CCC) and PLL  
®
FlashLock to Secure FPGA Contents  
Six CCC Blocks, Each with an Integrated PLL  
Configurable Phase-Shift, Multiply/Divide, Delay Capabilities  
and External Feedback  
Low Power  
Core Voltage for Low Power  
Support for 1.5-V-Only Systems  
Low-Impedance Flash Switches  
Wide Input Frequency Range (1.5 MHz to 200 MHz)  
SRAMs and FIFOs  
Variable-Aspect-Ratio 4,608-Bit RAM Blocks (×1, ×2, ×4, ×9,  
and ×18 organizations available)  
High-Performance Routing Hierarchy  
Segmented, Hierarchical Routing and Clock Structure  
Ultra-Fast Local and Long-Line Network  
Enhanced High-Speed, Very-Long-Line Network  
High-Performance, Low-Skew Global Network  
Architecture Supports Ultra-High Utilization  
True Dual-Port SRAM (except ×18)  
24 SRAM and FIFO Configurations with Synchronous Operation  
up to 350 MHz  
ARM Processor Support in ProASIC3E FPGAs  
M1 ProASIC3E Devices—Cortex-M1 Soft Processor Available  
with or without Debug  
Table 1-1 • ProASIC3E Product Family  
ProASIC3E Devices  
A3PE600  
A3PE1500  
A3PE3000  
1
Cortex-M1 Devices  
M1A3PE1500  
M1A3PE3000  
System Gates  
600,000  
13,824  
108  
24  
1,500,000  
3,000,000  
VersaTiles (D-flip-flops)  
RAM Kbits (1,024 bits)  
4,608-Bit Blocks  
38,400  
270  
60  
75,264  
504  
112  
1
FlashROM Kbits  
1
1
Secure (AES) ISP  
Yes  
6
Yes  
6
Yes  
6
2
CCCs with Integrated PLLs  
3
VersaNet Globals  
18  
18  
18  
I/O Banks  
8
8
8
Maximum User I/Os  
270  
444  
620  
Package Pins  
PQFP  
FBGA  
PQ208  
FG256, FG484  
PQ208  
FG484, FG676  
PQ208  
FG324, FG484, FG896  
Notes:  
1. Refer to the Cortex-M1 product brief for more information.  
2. The PQ208 package supports six CCCs and two PLLs.  
3. Six chip (main) and three quadrant global networks are available.  
4. For devices supporting lower densities, refer to the ProASIC3 Flash Family FPGAs datasheet.  
August 2009  
I
© 2010 Actel Corporation  

与M1A3PE3000-1FGG484I相关器件

型号 品牌 获取价格 描述 数据表
M1A3PE3000-1FGG896 ACTEL

获取价格

ProASIC3E Flash Family FPGAs
M1A3PE3000-1FGG896 MICROSEMI

获取价格

Field Programmable Gate Array, 75264 CLBs, 3000000 Gates, 350MHz, 75264-Cell, CMOS, PBGA89
M1A3PE3000-1FGG896ES ACTEL

获取价格

ProASIC3E Flash Family FPGAs
M1A3PE3000-1FGG896I MICROSEMI

获取价格

Field Programmable Gate Array, 75264 CLBs, 3000000 Gates, 350MHz, 75264-Cell, CMOS, PBGA89
M1A3PE3000-1FGG896I ACTEL

获取价格

ProASIC3E Flash Family FPGAs
M1A3PE3000-1FGG896PP ACTEL

获取价格

ProASIC3E Flash Family FPGAs
M1A3PE3000-1FGG896YC MICROSEMI

获取价格

FPGA
M1A3PE3000-1PQ208 MICROSEMI

获取价格

Field Programmable Gate Array, 75264 CLBs, 3000000 Gates, 350MHz, 75264-Cell, CMOS, PQFP20
M1A3PE3000-1PQ208I ACTEL

获取价格

Field Programmable Gate Array, 75264 CLBs, 3000000 Gates, 350MHz, 75264-Cell, CMOS, PQFP20
M1A3PE3000-1PQ208I MICROSEMI

获取价格

Field Programmable Gate Array, 75264 CLBs, 3000000 Gates, 350MHz, 75264-Cell, CMOS, PQFP20