5秒后页面跳转
LTC2123 PDF预览

LTC2123

更新时间: 2023-12-20 18:46:06
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
50页 1194K
描述
具有JESD204B串行输出的双通道、14位、250Msps ADC

LTC2123 数据手册

 浏览型号LTC2123的Datasheet PDF文件第2页浏览型号LTC2123的Datasheet PDF文件第3页浏览型号LTC2123的Datasheet PDF文件第4页浏览型号LTC2123的Datasheet PDF文件第5页浏览型号LTC2123的Datasheet PDF文件第6页浏览型号LTC2123的Datasheet PDF文件第7页 
LTC2123  
Dual 14-Bit 250Msps ADC  
with JESD204B Serial Outputs  
FEATURES  
DESCRIPTION  
The LTC®2123 is a 2-channel simultaneous sampling  
250Msps 14-bit A/D converter with serial JESD204B  
outputs. It is designed for digitizing high frequency,  
wide dynamic range signals. It is perfect for demanding  
communications applications with AC performance that  
includes 70dBFS SNR and 90dBFS spurious free dynamic  
range (SFDR). The 1.25GHz input bandwidth allows the  
ADC to under-sample high frequencies.  
n
5Gbps JESD204B Interface  
n
70dBFS SNR  
n
90dBFS SFDR  
n
Low Power: 864mW Total  
n
Single 1.8V Supply  
n
Easy to Drive 1.5V Input Range  
P-P  
n
n
n
n
n
n
1.25GHz Full Power Bandwidth S/H  
Optional Clock Divide by Two  
Optional Clock Duty Cycle Stabilizer  
Low Power Sleep and Nap Modes  
Serial SPI Port for Configuration  
48-Lead (7mm × 7mm) QFN Package  
The 5Gbps JESD204B serial interface simplifies the PCB  
design by minimizing the number of data lines required.  
+
The DEVCLK and DEVCLK inputs can be driven differ-  
entiallywithsinewave, PECL, orLVDSsignals. Anoptional  
clock divide-by-two circuit or clock duty cycle stabilizer  
maintains high performance at full speed for a wide range  
of clock duty cycles.  
APPLICATIONS  
n
Communications  
L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear  
Technology Corporation. All other trademarks are the property of their respective owners.  
n
Cellular Base Stations  
n
Software Defined Radios  
n
Medical Imaging  
n
High Definition Video  
n
Test and Measurement Instrumentation  
TYPICAL APPLICATION  
OV  
DD  
1.2V TO 1.9V  
64k Point 2-Tone FFT,  
fIN = 71.1MHz and 69MHz,  
–7dBFS, 250Msps  
LTC2123  
50Ω 50Ω  
0
–20  
JESD204B  
LOGIC  
ANALOG  
INPUT  
14-BIT ADC  
SERIALIZER  
5Gbps  
–40  
–60  
CLOCK  
÷ 2 OR ÷ 1  
JESD204B  
FPGA OR ASIC  
PLL  
CLOCK  
OV  
DD  
1.2V TO 1.9V  
–80  
(250MHz OR  
500MHz)  
–100  
–120  
50Ω 50Ω  
JESD204B  
LOGIC  
ANALOG  
INPUT  
0
20  
40  
60  
80  
100  
120  
14-BIT ADC  
SERIALIZER  
5Gbps  
FREQUENCY (MHz)  
2123 TA01b  
2123 TA01a  
2123fc  
1
For more information www.linear.com/LTC2123  

与LTC2123相关器件

型号 品牌 获取价格 描述 数据表
LTC2140-12 Linear

获取价格

12-Bit, 65Msps/ 40Msps/25Msps Low Power Dual ADCs
LTC2140-12 ADI

获取价格

12 位、25Msps、低功率、双通道 ADC
LTC2140-12_15 Linear

获取价格

12-Bit, 65Msps/ 40Msps/25Msps Low Power Dual ADCs
LTC2140-14 Linear

获取价格

12-Bit, 65Msps/ 40Msps/25Msps Low Power Dual ADCs
LTC2140-14 ADI

获取价格

14 位、25Msps、低功率、双通道 ADC
LTC2140-14_15 Linear

获取价格

14-Bit, 65Msps/ 40Msps/25Msps Low Power Dual ADCs
LTC2140CUP-14#PBF Linear

获取价格

LTC2140-14 - 14-Bit, 25Msps Low Power Dual ADCs; Package: QFN; Pins: 64; Temperature Range
LTC2140IUP-14#PBF Linear

获取价格

LTC2140-14 - 14-Bit, 25Msps Low Power Dual ADCs; Package: QFN; Pins: 64; Temperature Range
LTC2141-12 ADI

获取价格

12 位、40Msps、低功率、双通道 ADC
LTC2141-12_15 Linear

获取价格

12-Bit, 65Msps/ 40Msps/25Msps Low Power Dual ADCs