Electrical Specifications Subject to Change
LTC2142-12/
LTC2141-12/LTC2140-12
12-Bit, 65Msps/
40Msps/25Msps Low Power
Dual ADCs
FEATURES
DESCRIPTION
TheLTC®2142-12/LTC2141-12/LTC2140-12are2-channel
simultaneous sampling 12-bit A/D converters designed
for digitizing high frequency, wide dynamic range signals.
They are perfect for demanding communications applica-
tions with AC performance that includes 70.8dB SNR and
89dB spurious free dynamic range (SFDR). Ultralow jitter
n
2-Channel Simultaneously Sampling ADC
n
70.8dB SNR
n
89dB SFDR
n
Low Power: 92mW/65mW/48mW Total
46mW/33mW/24mW per Channel
n
Single 1.8V Supply
n
of0.08ps
allowsundersamplingofIFfrequencieswith
CMOS, DDR CMOS, or DDR LVDS Outputs
RMS
n
excellent noise performance.
Selectable Input Ranges: 1V to 2V
P-P
P-P
n
n
n
n
n
n
800MHz Full Power Bandwidth S/H
Optional Data Output Randomizer
Optional Clock Duty Cycle Stabilizer
Shutdown and Nap Modes
Serial SPI Port for Configuration
64-Pin (9mm × 9mm) QFN Package
DC specs include 0.3LSB INL (typ), 0.1LSB DNL (typ)
and no missing codes over temperature. The transition
noise is 0.3LSB
.
RMS
The digital outputs can be either full rate CMOS, double
data rate CMOS, or double data rate LVDS. A separate
output power supply allows the CMOS output swing to
range from 1.2V to 1.8V.
APPLICATIONS
+
–
The ENC and ENC inputs may be driven differentially
or single-ended with a sine wave, PECL, LVDS, TTL, or
CMOS inputs. An optional clock duty cycle stabilizer al-
lows high performance at full speed for a wide range of
clock duty cycles.
n
Communications
n
Cellular Base Stations
n
Software Defined Radios
n
Portable Medical Imaging
n
Multi-Channel Data Acquisition
L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear
Technology Corporation. All other trademarks are the property of their respective owners.
n
Nondestructive Testing
TYPICAL APPLICATION
1.8V
1.8V
OV
2-Tone FFT, fIN = 70MHz and 69MHz
V
DD
DD
0
–10
–20
CH 1
ANALOG
INPUT
12-BIT
D1_11
–30
•
S/H
S/H
ADC CORE
•
•
–40
–50
–60
–70
CMOS
OR
D1_0
LVDS
D2_11
OUTPUTS
•
•
•
OUTPUT
DRIVERS
CH 2
ANALOG
INPUT
–80
–90
12-BIT
ADC CORE
D2_0
–100
–110
–120
65MHz
CLOCK
CLOCK
CONTROL
0
20
10
FREQUENCY (MHz)
30
21821012 TA01b
21421012 TA01a
GND
OGND
21421012p
1