Datasheet > LMK04001BISQ/NOPB

LMK04001BISQ/NOPB

更新时间： 2024-11-15 11:11:11

品牌	Logo	应用领域
德州仪器 - TI		/
页数	文件大小	规格书
66页	1150K
描述
具有 1430MHz 至 1570MHz VCO 的低噪声抖动消除器：3 路输出用于 2VPEC/LVPEC+4 路输出用于 LVCMOS \| RHS \| 48 \| -40 to 85

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

LMK04001BISQ/NOPB 数据手册

浏览型号LMK04001BISQ/NOPB的Datasheet PDF文件第2页

浏览型号LMK04001BISQ/NOPB的Datasheet PDF文件第3页

浏览型号LMK04001BISQ/NOPB的Datasheet PDF文件第4页

浏览型号LMK04001BISQ/NOPB的Datasheet PDF文件第5页

浏览型号LMK04001BISQ/NOPB的Datasheet PDF文件第6页

浏览型号LMK04001BISQ/NOPB的Datasheet PDF文件第7页

LMK04000, LMK04001, LMK04002, LMK04010

LMK04011, LMK04031, LMK04033

www.ti.com

SNOSAZ8J –SEPTEMBER 2008–REVISED SEPTEMBER 2011

LMK04000 Family Low-Noise Clock Jitter Cleaner with Cascaded PLLs

Check for Samples: LMK04000, LMK04001, LMK04002, LMK04010, LMK04011, LMK04031, LMK04033

FEATURES

•

Cascaded PLLatinum™ PLL Architecture

•

Support Clock Rates up to 1080 MHz

–

PLL1

Default Clock Output (CLKout2) at power up

–

Phase Detector Rate of up to 40 MHz

Five Dedicated Channel Divider and Delay

Blocks

Integrated Low-Noise Crystal Oscillator

Circuit

•

Pin Compatible Family of Clocking Devices

Industrial Temperature Range: -40 to 85 °C

3.15 V to 3.45 V Operation

–

Dual Redundant Input Reference Clock

with LOS

–

PLL2

Package: 48 Pin WQFN (7.0 x 7.0 x 0.8 mm)

–

Normalized [1 Hz] PLL Noise Floor of -

224 dBc/Hz

APPLICATIONS

–

Phase Detector Rate up to 100 MHz

Input Frequency-Doubler

Integrated Low-Noise VCO

•

Data Converter Clocking

Wireless Infrastructure

Networking, SONET/SDH, DSLAM

Medical

•

Ultra-Low RMS Jitter Performance

–

150 fs RMS Jitter (12 kHz – 20 MHz)

200 fs RMS Jitter (100 Hz – 20 MHz)

Military / Aerospace

Test and Measurement

Video

LVPECL/2VPECL, LVDS, and LVCMOS outputs

DESCRIPTION

The LMK04000 family of precision clock conditioners provides low-noise jitter cleaning, clock multiplication and

distribution without the need for high-performance voltage controlled crystal oscillators (VCXO) module. Using a

cascaded PLLatinum™ architecture combined with an external crystal and varactor diode, the LMK04000 family

provides sub-200 femtosecond (fs) root mean square (RMS) jitter performance.

The cascaded architecture consists of two high-performance phase-locked loops (PLL), a low-noise crystal

oscillator circuit, and a high-performance voltage controlled oscillator (VCO). The first PLL (PLL1) provides a low-

noise jitter cleaner function while the second PLL (PLL2) performs the clock generation. PLL1 can be configured

to either work with an external VCXO module or use the integrated crystal oscillator with an external crystal and

a varactor diode. When used with a very narrow loop bandwidth, PLL1 uses the superior close-in phase noise

(offsets below 50 kHz) of the VCXO module or the crystal to clean the input clock. The output of PLL1 is used as

the clean input reference to PLL2 where it locks the integrated VCO. The loop bandwidth of PLL2 can be

optimized to clean the far-out phase noise (offsets above 50 kHz) where the integrated VCO outperforms the

VCXO module or crystal used in PLL1.

The LMK04000 family features dual redundant inputs, five differential outputs, and an optional default-clock upon

power up. The input block is equipped with loss of signal detection and automatic or manual selection of the

reference clock. Each clock output consists of a programmable divider, a phase synchronization circuit, a

programmable delay, and an LVDS, LVPECL, or LVCMOS output buffer. The default startup clock is available on

CLKout2 and it can be used to provide an initial clock for the field-programmable gate array (FPGA) or

microcontroller that programs the jitter cleaner during the system power up sequence.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PLLatinum is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

12 3 4 5 6 7...66

中文翻译

下载PDF

LMK04001BISQ/NOPB 替代型号

型号	品牌	替代类型	描述	数据表
LMK04001BISQE/NOPB	TI	类似代替	具有 1430MHz 至 1570MHz VCO 的低噪声抖动消除器：3 路输出用于 2V

与LMK04001BISQ/NOPB相关器件

型号	品牌	获取价格	描述	数据表
LMK04001BISQE	NSC	获取价格	Low-Noise Clock Jitter Cleaner with Cascaded PLLs
LMK04001BISQE/NOPB	TI	获取价格	具有 1430MHz 至 1570MHz VCO 的低噪声抖动消除器：3 路输出用于 2V
LMK04001BISQX	NSC	获取价格	Low-Noise Clock Jitter Cleaner with Cascaded PLLs
LMK04001BISQX/NOPB	TI	获取价格	具有 1430MHz 至 1570MHz VCO 的低噪声抖动消除器：3 路输出用于 2V
LMK04002	TI	获取价格	具有 1600MHz 至 1750MHz VCO 的低噪声抖动消除器：3 路输出用于 2V
LMK04002BISQ	NSC	获取价格	Low-Noise Clock Jitter Cleaner with Cascaded PLLs
LMK04002BISQ/NOPB	TI	获取价格	具有 1600MHz 至 1750MHz VCO 的低噪声抖动消除器：3 路输出用于 2V
LMK04002BISQE	NSC	获取价格	Low-Noise Clock Jitter Cleaner with Cascaded PLLs
LMK04002BISQE/NOPB	TI	获取价格	具有 1600MHz 至 1750MHz VCO 的低噪声抖动消除器：3 路输出用于 2V
LMK04002BISQX	NSC	获取价格	Low-Noise Clock Jitter Cleaner with Cascaded PLLs

与LMK04001BISQ/NOPB相关文章

国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

29
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

12
AMD宣布全球裁员约1000人，调整战略聚焦增长
2024-11-14

14
英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

35

产品中心

服务支持

精选活动

关于我们

帮助中心

LMK04001BISQ/NOPB

LMK04001BISQ/NOPB 数据手册

LMK04001BISQ/NOPB 替代型号

与LMK04001BISQ/NOPB相关器件

与LMK04001BISQ/NOPB相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

LMK04001BISQ/NOPB

LMK04001BISQ/NOPB 数据手册

LMK04001BISQ/NOPB 替代型号

与LMK04001BISQ/NOPB相关器件

与LMK04001BISQ/NOPB相关文章

您还可以找

您在本页遇到什么问题？