5秒后页面跳转
LMH0071SQX PDF预览

LMH0071SQX

更新时间: 2024-11-11 05:42:23
品牌 Logo 应用领域
美国国家半导体 - NSC /
页数 文件大小 规格书
28页 543K
描述
3 Gbps, HD, SD, DVB-ASI SDI Deserializer with Loopthrough and LVDS Interface

LMH0071SQX 技术参数

是否Rohs认证: 不符合生命周期:Transferred
包装说明:PLASTIC, QFN-48Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.4差分输出:NO
输入特性:STANDARD接口集成电路类型:LINE RECEIVER
接口标准:GENERAL PURPOSEJESD-30 代码:S-PQCC-N48
JESD-609代码:e0长度:7 mm
湿度敏感等级:2功能数量:6
端子数量:48最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:HVQCCN封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE认证状态:Not Qualified
最大接收延迟:接收器位数:6
座面最大高度:0.8 mm最大供电电压:2.625 V
最小供电电压:2.375 V标称供电电压:2.5 V
电源电压1-最大:3.465 V电源电压1-分钟:3.135 V
电源电压1-Nom:3.3 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn85Pb15)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD宽度:7 mm
Base Number Matches:1

LMH0071SQX 数据手册

 浏览型号LMH0071SQX的Datasheet PDF文件第2页浏览型号LMH0071SQX的Datasheet PDF文件第3页浏览型号LMH0071SQX的Datasheet PDF文件第4页浏览型号LMH0071SQX的Datasheet PDF文件第5页浏览型号LMH0071SQX的Datasheet PDF文件第6页浏览型号LMH0071SQX的Datasheet PDF文件第7页 
October 5, 2009  
LMH0341, LMH0041,  
LMH0071, LMH0051  
3 Gbps, HD, SD, DVB-ASI SDI Deserializer with  
Loopthrough and LVDS Interface  
General Description  
Key Specifications  
The LMH0341/0041/0071/0051 SDI Deserializers are part of  
National’s family of FPGA-Attach SER/DES products sup-  
porting 5-bit LVDS interfaces with FPGAs. When paired with  
a host FPGA the LMH0341 automatically detects the incom-  
ing data rate and decodes the raw 5-bit data words compliant  
to any of the following standards: DVB-ASI, SMPTE 259M,  
SMPTE 292M, or SMPTE 424M. See Table 1 for details on  
which Standards are supported per device.  
Output compliant with SMPTE 259M-C, SMPTE 292M,  
SMPTE 424M and DVB-ASI (See Table 1)  
Typical power dissipation: 590 mW (loopthrough disabled,  
3G datarate)  
0.6 UI Minimum Input Jitter Tolerance  
Features  
5–bit LVDS Interface  
The interface between the LMH0341 and the host FPGA con-  
sists of a 5-bit wide LVDS bus, an LVDS clock and an SMBus  
interface. No external VCOs or clocks are required. The  
LMH0341 CDR detects the frequency from the incoming data  
stream, generates a clean clock and transmits both clock and  
data to the host FPGA. The LMH0341, LMH0041 and  
LMH0071 include a serial reclocked loopthrough with inte-  
grated SMPTE compliant cable driver. Refer to table 1 for a  
complete listing of single channel deserializers offered in this  
family.  
No external VCO or clock required  
Reclocked serial loopthrough with Cable Driver  
Powerdown Mode  
3.3V SMBus configuration interface  
Small 48 pin LLP package  
Industrial Temperature range:-40°C to +85°C  
Applications  
The FPGA-Attach SER/DES product family is supported by a  
suite of IP which allows the design engineer to quickly develop  
video applications using the SER/DES products. The product  
is packaged in a physically small 48 pin LLP package.  
SDI interfaces for:  
Video Cameras  
DVRs  
Video Switchers  
Video Editing Systems  
General Block Diagram  
30017201  
TRI-STATE® is a registered trademark of National Semiconductor Corporation.  
© 2009 National Semiconductor Corporation  
300172  
www.national.com  

与LMH0071SQX相关器件

型号 品牌 获取价格 描述 数据表
LMH0074 NSC

获取价格

SMPTE 259M / 344M Adaptive Cable Equalizer
LMH0074 INTERSIL

获取价格

SMPTE 259M / 344M Adaptive Cable Equalizer
LMH0074 TI

获取价格

SMPTE 259M/344M 自适应电缆均衡器
LMH0074_1 NSC

获取价格

Replacing the CLC012 Adaptive Cable Equalizer with the LMH0074
LMH0074SQ INTERSIL

获取价格

SMPTE 259M / 344M Adaptive Cable Equalizer
LMH0074SQ NSC

获取价格

SMPTE 259M / 344M Adaptive Cable Equalizer
LMH0074SQ/NOPB TI

获取价格

SMPTE 259M/344M 自适应电缆均衡器 | RUM | 16 | -40 to
LMH0074SQE/NOPB TI

获取价格

SMPTE 259M/344M 自适应电缆均衡器 | RUM | 16 | -40 to
LMH0074SQX/NOPB TI

获取价格

SMPTE 259M / 344M Adaptive Cable Equalizer 16-WQFN -40 to 85
LMH020-0850-27G9-00000SS CREE

获取价格

Visible LED