Le58QL022
Quad Low Voltage Subscriber Line Audio-Processing Circuit
VE580 Series
APPLICATIONS
ORDERING INFORMATION
Codec function on telephone switch line cards
Device
Package (Green)1
Packing2
Tray
Le58QL022BVC
44-pin TQFP
FEATURES
Low-power, 3.3 V CMOS technology with 5 V tolerant
1. The green package meets RoHS Directive 2002/95/EC of the
European Council to minimize the environmental impact of
electrical equipment.
digital inputs
Software and coefficient compatible to the Am79Q02/
2. For delivery using a tape and reel packing system, add a "T" suffix
to the OPN (Ordering Part Number) when placing an order.
021/031 QSLAC device
Performs the functions of four codec/filters
Software programmable:
— SLIC input impedance
DESCRIPTION
The Le58QL022 Quad Low Voltage Subscriber Line Audio-
Processing Circuit (QLSLAC™) devices integrate the key
functions of analog line cards into high-performance, very-
programmable, four-channel codec-filter devices. The
QLSLAC devices are based on the proven design of Legerity’s
reliable SLAC™ device families. The advanced architecture of
the QLSLAC devices implements four independent channels
and employs digital filters to allow software control of
transmission, thus providing a cost-effective solution for the
audio-processing function of programmable line cards. The
QLSLAC devices are software and coefficient compatible to the
QSLAC devices.
— Transhybrid balance
— Transmit and receive gains
— Equalization (frequency response)
— Digital I/O pins
— Programmable debouncing on one input
— Time slot assigner
— Programmable clock slot and PCM transmit clock edge
options
Standard microprocessor interface
A-law, µ-law, or linear coding
Single or Dual PCM ports available
— Up to 128 channels (PCLK at 8.192 MHz) per PCM port
— Optional supervision on the PCM highway
Advanced submicron CMOS technology makes the
Le58QL022 QLSLAC devices economical, with both the
functionality and the low power consumption needed in line
card designs to maximize line card density at minimum cost.
When used with four Legerity SLIC devices, a QLSLAC device
provides a complete software-configurable solution to the
BORSCHT functions.
1.536, 1.544, 2.048, 3.072, 3.088, 4.096, 6.144, 6.176, or
8.192 MHz master clock derived from MCLK or PCLK
Built-in test modes with loopback, tone generation,
and µP access to PCM data
BLOCK DIAGRAM
Mixed state (analog and digital) impedance scaling
Performance guaranteed over a 12 dB gain range
Dual/Single
PCM
Highway
Analog
VIN1
Real Time Data register with interrupt (open drain or
DXA
Signal Processing
Channel 1 (CH 1)
VOUT1
DRA
TTL output)
TSCA
DXB
Time Slot Assigner
(TSA)
VIN2
Signal Processing
Channel 2 (CH 2)
VOUT2
Supports multiplexed SLIC device outputs
Broadcast state
DRB
VIN3
Signal Processing
Channel 3 (CH 3)
TSCB
VOUT3
VIN4
Signal Processing
Channel 4 (CH 4)
VOUT4
256 kHz or 293 kHz chopper clock for Legerity SLIC
VREF
SLIC
devices with switching regulator
Clock
&
Reference
Circuits
CD11
CD21
C31
Maximum channel bandwidth for V.90 modems
C41
FS
C51
PCLK
MCLK/E1
RELATED LITERATURE
CD12
CD22
C32
080754 Le58QL061/063 QLSLAC™ Data Sheet
080147 Le79Q02/021/031 QSLAC™ Data Sheet
080193 Le79Q061/063 QSLAC™ Data Sheet
C42
SLIC
Interface
(SLI)
C52
CD13
CD23
C33
C43
C53
CD14
CD24
080761 QSLAC™ to QLSLAC™ Design Conversion
C34
C44
Guide
Microprocessor Interface
(MPI)
RST
C54
080758 QSLAC™ to QLSLAC™ Guide to New Designs
CHCLK
INT
CS
DIO
DCLK
Microprocessor
Document ID# 080814 Date:
April 09 2009
NOTE: On August 3, 2007, Zarlink Semiconductor acquired the products and
technology of Legerity Holdings.
Version:
5
Distribution:
Public Document