5秒后页面跳转
LDH33A102B PDF预览

LDH33A102B

更新时间: 2024-10-20 08:16:19
品牌 Logo 应用领域
村田 - MURATA 逻辑集成电路延迟线
页数 文件大小 规格书
6页 254K
描述
Passive Delay Line, 1-Func, 0-Tap, CDSO6

LDH33A102B 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete包装说明:SON,
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.8JESD-30 代码:R-CDSO-N6
JESD-609代码:e4长度:5 mm
逻辑集成电路类型:PASSIVE DELAY LINE功能数量:1
抽头/阶步数:端子数量:6
最高工作温度:85 °C最低工作温度:-25 °C
输出阻抗标称值(Z0):50 Ω封装主体材料:CERAMIC, METAL-SEALED COFIRED
封装代码:SON封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):NOT SPECIFIED
可编程延迟线:NO认证状态:Not Qualified
座面最大高度:1.6 mm表面贴装:YES
温度等级:OTHER端子面层:Gold (Au)
端子形式:NO LEAD端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
总延迟标称(td):1 ns宽度:4 mm
Base Number Matches:1

LDH33A102B 数据手册

 浏览型号LDH33A102B的Datasheet PDF文件第2页浏览型号LDH33A102B的Datasheet PDF文件第3页浏览型号LDH33A102B的Datasheet PDF文件第4页浏览型号LDH33A102B的Datasheet PDF文件第5页浏览型号LDH33A102B的Datasheet PDF文件第6页 
MULTILAYER DEVICES  
DELAY LINES, CHIP MULTILAYER  
WIRELESS BASE STATION  
LDH Series  
This delay line has been developed by utilizing advanced  
multilayer technology. It is comprised of a copper line and  
temperature compensated dielectric NPO (0 60ppm/°C)  
and includes a metal shield. This results in a very small  
device that is compatible with high frequency applications  
and SMD chip processing.  
APPLICATIONS  
Wireless base station  
FEATURES  
Multilayer construction results in a small, thin and light package  
Metal shield is built inside chip  
Reflow solderable  
Supplied on tape and reel  
LDH33 Type  
LDH36 Type  
L
a2  
b2  
T
d
B
0.5 min. 1.27 0.2  
0.6 min.  
0.3 max.  
A
5.0 0.3  
T
c
M
w
A
B
A 501  
C
M
4.0 0.3  
C
A 501  
D
0.4 0.2  
D
p
b1  
0.3 0.2  
(Thickness: T is mentioned on character table)  
a1  
0.7 min. 0.15 min.  
Code  
A
B
Code  
L
W
Description  
Code  
C
D
Code  
b2  
c
Description  
Delay Time (nominal value)  
Impedance Code  
Description  
Manufacturer’s Name Code  
Directional Input Mark  
Dimension  
(Thickness: T is mentioned on character table)  
Code  
A
B
Description  
Mark of Input Terminal  
Symbol Marking  
Code  
C
Description  
Delay Time (nominal value)  
Impedance Code  
6.3 0.3  
5.0 0.3  
0.5 min  
0.5 min.  
0.3 0.2  
0.3 max.  
D
a1  
d
a2  
b1  
0.8 min.  
0.6 min.  
p
1.27 0.20  
TERMINALS: LDH33 Type  
Terminal  
Function  
No.  
Terminal  
Function  
No.  
TERMINALS: LDH36 Type  
IN/OUT  
GROUND  
IN/OUT  
GROUND  
GROUND  
GROUND  
Terminal  
Function  
No.  
Terminal  
Function  
No.  
IN/OUT  
GROUND  
GROUND  
GROUND  
IN/OUT  
GROUND  
GROUND  
GROUND  
LDH46 Type  
0.4 min.  
2.54 0.2  
0.8 min.  
0.3 max.  
10.0 0.3  
T
A
B
M
C
A 501  
D
1.4 0.3  
0.55 0.3  
(Thickness: T is mentioned on character table)  
0.5 min. 0.4 min.  
Code  
A
B
Description  
Mark of Input Terminal  
Symbol Marking  
Code  
C
D
Description  
Delay Time (nominal value)  
Impedance Code  
TERMINALS: LDH46 Type  
Terminal  
Function  
No.  
Terminal  
Function  
No.  
IN/OUT  
GROUND  
GROUND  
GROUND  
GROUND  
GROUND  
IN/OUT  
GROUND  
GROUND  
GROUND  
CG01-J  
375  

与LDH33A102B相关器件

型号 品牌 获取价格 描述 数据表
LDH33A201A MURATA

获取价格

Passive Delay Line, 1-Func, 0-Tap, CDSO6
LDH33A202B MURATA

获取价格

Passive Delay Line, 1-Func, 0-Tap, CDSO6
LDH33A252B MURATA

获取价格

Passive Delay Line, 1-Func, 0-Tap, CDSO6
LDH33A301A MURATA

获取价格

Passive Delay Line, 1-Func, 0-Tap, CDSO6
LDH33A401A MURATA

获取价格

Passive Delay Line, 1-Func, 0-Tap, CDSO6
LDH33A501A MURATA

获取价格

Passive Delay Line, 1-Func, 0-Tap, CDSO6
LDH33A601B MURATA

获取价格

Passive Delay Line, 1-Func, 0-Tap, CDSO6
LDH33A701B MURATA

获取价格

Passive Delay Line, 1-Func, 0-Tap, CDSO6
LDH33A801B MURATA

获取价格

Passive Delay Line, 1-Func, 0-Tap, CDSO6
LDH33A901B MURATA

获取价格

Passive Delay Line, 1-Func, 0-Tap, CDSO6