5秒后页面跳转
L9A0212 PDF预览

L9A0212

更新时间: 2024-02-26 07:53:39
品牌 Logo 应用领域
LSI 微处理器
页数 文件大小 规格书
32页 330K
描述
Microprocessor

L9A0212 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Transferred零件包装代码:BGA
包装说明:BGA,针数:256
Reach Compliance Code:compliantECCN代码:3A001.A.3
HTS代码:8542.31.00.01风险等级:5.88
其他特性:ALSO OPERATES AT 1.8V SUPPLY AT 50 MHZ地址总线宽度:
位大小:32边界扫描:YES
最大时钟频率:85 MHz外部数据总线宽度:
格式:FIXED POINT集成缓存:YES
JESD-30 代码:S-PBGA-B256JESD-609代码:e0
长度:27 mm低功率模式:YES
端子数量:256最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:BGA封装形状:SQUARE
封装形式:GRID ARRAY峰值回流温度(摄氏度):225
认证状态:Not Qualified座面最大高度:2.3 mm
速度:85 MHz最大供电电压:2.63 V
最小供电电压:2.38 V标称供电电压:2.5 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:TIN LEAD
端子形式:BALL端子节距:1.27 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:30
宽度:27 mmuPs/uCs/外围集成电路类型:MICROPROCESSOR, RISC
Base Number Matches:1

L9A0212 数据手册

 浏览型号L9A0212的Datasheet PDF文件第2页浏览型号L9A0212的Datasheet PDF文件第3页浏览型号L9A0212的Datasheet PDF文件第4页浏览型号L9A0212的Datasheet PDF文件第5页浏览型号L9A0212的Datasheet PDF文件第6页浏览型号L9A0212的Datasheet PDF文件第7页 
®
TinyRISC LR4102  
Microprocessor  
Datasheet  
The TinyRISC LR4102 Microprocessor is a compact, high performance  
32-bit microprocessor implemented in the LSI Logic G11™ technology.  
The LR4102 is a complete microprocessor solution with caches, an  
external bus interface with built-in memory controllers, and on-chip  
debug. The LR4102 is built using the EZ4102 EasyMACRO subsystem,  
®
available to customers through the LSI Logic CoreWare program.  
The LR4102 provides a 32-bit FBusMACRO to control all off-chip data  
transactions (including DRAM or SDRAM) and an EJTAG interface for  
on-chip debug with PC trace output. Figure 1 illustrates the LR4102 chip.  
Figure 1  
LR4102 Block Diagram  
LR4102  
MMU  
TLB RAM  
Caches  
OCM  
BIU and Cache  
Controller (BBCC)  
32-bit TinyRISC  
4102 CPU  
and FastMDU  
Clock  
Controller  
FBus  
FBus-  
MACRO  
Two 32-bit Timers  
SerialICE™-1 Port  
EJTAG  
SerialICE-1  
Interface  
EJTAG  
Interface  
EJTAG  
Extended Debug MACRO  
PC Trace  
Output  
The LR4102 microprocessor is powered by either 2.5 V (for 85 MHz  
operation) or 1.8 V (for 50 MHz operation). The chip I/O ring requires  
3.3 V. With a system clock of 85 MHz, peak performance is 85 MIPS and  
sustained performance is estimated at 68 MIPS. With a 50 MHz clock,  
performance is 50 MIPS peak and 40 MIPS sustained.  
March 2000  
Copyright © 1998–2000 by LSI Logic Corporation. All rights reserved.  
1

与L9A0212相关器件

型号 品牌 获取价格 描述 数据表
L9D112G80BG4 LOGIC

获取价格

1.2 Gb, DDR - SDRAM Integrated Module
L9D112G80BG4E10 LOGIC

获取价格

1.2 Gb, DDR - SDRAM Integrated Module
L9D112G80BG4E6 LOGIC

获取价格

1.2 Gb, DDR - SDRAM Integrated Module
L9D112G80BG4E75 LOGIC

获取价格

1.2 Gb, DDR - SDRAM Integrated Module
L9D112G80BG4E8 LOGIC

获取价格

1.2 Gb, DDR - SDRAM Integrated Module
L9D112G80BG4I10 LOGIC

获取价格

1.2 Gb, DDR - SDRAM Integrated Module
L9D112G80BG4I6 LOGIC

获取价格

1.2 Gb, DDR - SDRAM Integrated Module
L9D112G80BG4I75 LOGIC

获取价格

1.2 Gb, DDR - SDRAM Integrated Module
L9D112G80BG4I8 LOGIC

获取价格

1.2 Gb, DDR - SDRAM Integrated Module
L9D112G80BG4M10 LOGIC

获取价格

1.2 Gb, DDR - SDRAM Integrated Module