5秒后页面跳转
L9D112G80BG4M10 PDF预览

L9D112G80BG4M10

更新时间: 2024-01-11 13:53:27
品牌 Logo 应用领域
逻辑 - LOGIC 动态存储器双倍数据速率
页数 文件大小 规格书
45页 6016K
描述
1.2 Gb, DDR - SDRAM Integrated Module

L9D112G80BG4M10 技术参数

是否Rohs认证: 符合生命周期:Contact Manufacturer
零件包装代码:DMA包装说明:BGA, BGA219,16X16,50
针数:219Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.32.00.24
风险等级:5.69访问模式:FOUR BANK PAGE BURST
最长访问时间:0.8 ns其他特性:AUTO/SELF REFRESH
最大时钟频率 (fCLK):100 MHzI/O 类型:COMMON
交错的突发长度:2,4,8JESD-30 代码:S-XDMA-N219
长度:25 mm内存密度:268435456 bit
内存集成电路类型:DDR DRAM MODULE内存宽度:16
功能数量:1端口数量:1
端子数量:219字数:16777216 words
字数代码:16000000工作模式:SYNCHRONOUS
最高工作温度:125 °C最低工作温度:-55 °C
组织:16MX16输出特性:3-STATE
封装主体材料:UNSPECIFIED封装代码:BGA
封装等效代码:BGA219,16X16,50封装形状:SQUARE
封装形式:MICROELECTRONIC ASSEMBLY电源:2.5 V
认证状态:Not Qualified刷新周期:8192
座面最大高度:2.5 mm自我刷新:YES
连续突发长度:2,4,8最大待机电流:0.025 A
子类别:DRAMs最大压摆率:1.7 mA
最大供电电压 (Vsup):2.7 V最小供电电压 (Vsup):2.3 V
标称供电电压 (Vsup):2.5 V表面贴装:NO
技术:CMOS温度等级:MILITARY
端子形式:NO LEAD端子节距:1.27 mm
端子位置:DUAL宽度:25 mm
Base Number Matches:1

L9D112G80BG4M10 数据手册

 浏览型号L9D112G80BG4M10的Datasheet PDF文件第2页浏览型号L9D112G80BG4M10的Datasheet PDF文件第3页浏览型号L9D112G80BG4M10的Datasheet PDF文件第4页浏览型号L9D112G80BG4M10的Datasheet PDF文件第5页浏览型号L9D112G80BG4M10的Datasheet PDF文件第6页浏览型号L9D112G80BG4M10的Datasheet PDF文件第7页 
PreLIMINArY INforMAtIoN L9D112G80BG4  
1.2 Gb, DDR - SDRAM Integrated Module (IMOD)  
Benefits  
FEATURES  
53% SPACE savings vs. Monolithic,  
TSOPII-66 solution  
DDR SDRAM Data Rate = 200, 250,  
266, and 333 Mbps  
DQS edge-aligned with data for  
READ; center-aligned with data for  
WRITE  
Reduced I/O routing (34%)  
Package:  
DLL to align DQx and DQSLx,  
DQSHx transitions with CLKx  
Reduced trace length providing  
improved/reduced parasitic capaci-  
tance  
• 25mm x 25mm, Encapsulated  
Plastic Ball Grid array (PBGA), 219  
balls, 1.27mm pitch.  
Four internal banks for concurrent  
operation  
Impedance matched (60ohm) pack-  
2.5V ±0.2V Core Power supply  
aging  
One data mask per byte, IMOD con-  
tains (10) bytes  
2.5V ±0.2V I/O Power supply  
(SSTL_2 compatible)  
High TCE organic laminate inter-  
poser  
Programmable IOL/IOH Option  
Auto PRECHARGE option  
Differential Clock inputs (CLKx,  
CLKx\)  
Suitable for High Reliability applica-  
tions  
Commands entered on each positive  
CLKx edge  
Auto REFRESH and SELF  
REFRESH Modes  
Upgradable to 32M x 72/80:  
L9D125G80BG4  
Internal pipelined double-data-  
rate (DDR) Architecture; two data  
accesses per clock cycle  
Available in INDUSTRIAL,  
EXTENDED and Mil-Temp ranges  
Organized as 16M x 72/80  
Programmable Burst Length:  
2, 4, or 8  
Weight: LOGIC Devices, Inc.  
L9D112G80BG4 = 2.75 grams  
Bidirectional data strobe (DQSLx,  
DQsHx) per byte transmitted/  
received with data  
typical  
i.e. source-synchronous data capture  
*Note: This integrated product and/or its specifications are subject to change without notice.  
Latest document should be retrieved from LDI prior to your design consideration.  
IMOD SOLUTION  
MONOLITHIC SOLUTION  
S
A
V
I
N
G
S
O
P
T
I
O
N
S
11.9  
11.9  
11.9  
11.9  
11.9  
25mm  
22.3  
25mm  
625mmꢀ  
53%  
34%  
AREA  
I/O  
5 X 265mmꢀ = 1328mmꢀ PLUS  
5 X 66 pins = 320 pins total  
219 Balls/Locations  
LOGIC Devices Incorporated  
www.logicdevices.com  
High Performance, Integrated Memory Module Product  
1
Feb 2, 2009 LDS-L9D112G80BG4-C  

与L9D112G80BG4M10相关器件

型号 品牌 描述 获取价格 数据表
L9D112G80BG4M6 LOGIC 1.2 Gb, DDR - SDRAM Integrated Module

获取价格

L9D112G80BG4M75 LOGIC 1.2 Gb, DDR - SDRAM Integrated Module

获取价格

L9D112G80BG4M8 LOGIC 1.2 Gb, DDR - SDRAM Integrated Module

获取价格

L9D125G80BG4 LOGIC 2.5 Gb, DDR - SDRAM Integrated Module

获取价格

L9D125G80BG4E10 LOGIC 2.5 Gb, DDR - SDRAM Integrated Module

获取价格

L9D125G80BG4E6 LOGIC 2.5 Gb, DDR - SDRAM Integrated Module

获取价格