5秒后页面跳转
KM684002CIJ-15 PDF预览

KM684002CIJ-15

更新时间: 2024-02-21 03:13:29
品牌 Logo 应用领域
三星 - SAMSUNG 静态存储器光电二极管内存集成电路
页数 文件大小 规格书
9页 182K
描述
Standard SRAM, 512KX8, 15ns, CMOS, PDSO36, 0.400 INCH, PLASTIC, SOJ-36

KM684002CIJ-15 技术参数

生命周期:Obsolete零件包装代码:SOJ
包装说明:SOJ,针数:36
Reach Compliance Code:unknownECCN代码:3A991.B.2.A
HTS代码:8542.32.00.41风险等级:5.83
Is Samacsys:N最长访问时间:15 ns
JESD-30 代码:R-PDSO-J36长度:23.5 mm
内存密度:4194304 bit内存集成电路类型:STANDARD SRAM
内存宽度:8功能数量:1
端子数量:36字数:524288 words
字数代码:512000工作模式:ASYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:512KX8封装主体材料:PLASTIC/EPOXY
封装代码:SOJ封装形状:RECTANGULAR
封装形式:SMALL OUTLINE并行/串行:PARALLEL
认证状态:Not Qualified座面最大高度:3.76 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:J BEND端子节距:1.27 mm
端子位置:DUAL宽度:10.16 mm
Base Number Matches:1

KM684002CIJ-15 数据手册

 浏览型号KM684002CIJ-15的Datasheet PDF文件第3页浏览型号KM684002CIJ-15的Datasheet PDF文件第4页浏览型号KM684002CIJ-15的Datasheet PDF文件第5页浏览型号KM684002CIJ-15的Datasheet PDF文件第7页浏览型号KM684002CIJ-15的Datasheet PDF文件第8页浏览型号KM684002CIJ-15的Datasheet PDF文件第9页 
PRELIMINARY  
Preliminary  
CMOS SRAM  
KM684002C, KM684002CI  
WRITE CYCLE*  
KM684002C-12  
KM684002C-15  
KM684002C-20  
Unit  
Parameter  
Symbol  
Min  
12  
8
Max  
Min  
15  
10  
0
Max  
Min  
20  
12  
0
Max  
Write Cycle Time  
tWC  
tCW  
tAS  
-
-
-
-
-
-
-
6
-
-
-
-
-
-
-
-
-
-
7
-
-
-
-
-
-
-
-
-
-
9
-
-
-
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
Chip Select to End of Write  
Address Set-up Time  
0
Address Valid to End of Write  
Write Pulse Width(OE High)  
Write Pulse Width(OE Low)  
Write Recovery Time  
tAW  
tWP  
tWP1  
tWR  
tWHZ  
tDW  
tDH  
8
10  
10  
15  
0
12  
12  
20  
0
8
12  
0
Write to Output High-Z  
0
0
0
Data to Write Time Overlap  
Data Hold from Write Time  
End Write to Output Low-Z  
6
7
9
0
0
0
tOW  
3
3
3
* The above parameters are also guaranteed at industrial temperature range.  
TIMMING DIAGRAMS  
TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VIH)  
tRC  
Address  
tAA  
tOH  
Data Out  
Valid Data  
Previous Valid Data  
TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)  
tRC  
Address  
tAA  
tHZ(3,4,5)  
tCO  
CS  
tOE  
tOHZ  
tOH  
OE  
tOLZ  
tLZ(4,5)  
Data out  
Valid Data  
tPU  
tPD  
ICC  
ISB  
VCC  
50%  
50%  
Current  
NOTES(WRITE CYCLE)  
1. WE is high for read cycle.  
2. All read cycle timing is referenced from the last valid address to the first transition address.  
3. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VOH or  
VOL levels.  
4. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to  
device.  
5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.  
6. Device is continuously selected with CS=VIL.  
7. Address valid prior to coincident with CS transition low.  
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.  
Rev 2.0  
August 1999  
- 6 -  

与KM684002CIJ-15相关器件

型号 品牌 描述 获取价格 数据表
KM684002CIJ-20 SAMSUNG Standard SRAM, 512KX8, 20ns, CMOS, PDSO36, 0.400 INCH, PLASTIC, SOJ-36

获取价格

KM684002CIT-12 SAMSUNG Standard SRAM, 512KX8, 12ns, CMOS, PDSO44, 0.400 INCH, PLASTIC, TSOP2-44

获取价格

KM684002CJ-10000 SAMSUNG Standard SRAM, 512KX8, 10ns, CMOS, PDSO36, 0.400 INCH, PLASTIC, SOJ-36

获取价格

KM684002CJ-15000 SAMSUNG Standard SRAM, 512KX8, 15ns, CMOS, PDSO36, 0.400 INCH, PLASTIC, SOJ-36

获取价格

KM684002CJ-20 SAMSUNG Standard SRAM, 512KX8, 20ns, CMOS, PDSO36, 0.400 INCH, PLASTIC, SOJ-36

获取价格

KM684002CJE-12 SAMSUNG SRAM

获取价格