Datasheet > KM48V8004B

KM48V8004B

更新时间： 2024-11-01 22:25:11

品牌	Logo	应用领域
三星 - SAMSUNG		存储
页数	文件大小	规格书
21页	387K
描述
8M x 8bit CMOS Dynamic RAM with Extended Data Out

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

KM48V8004B 数据手册

KM48V8004B,KM48V8104B

CMOS DRAM

8M x 8bit CMOS Dynamic RAM with Extended Data Out

DESCRIPTION

This is a family of 8,388,608 x 8 bit Extended Data Out Mode CMOS DRAMs. Extended Data Out Mode offers high speed random

access of memory cells within the same row. Refresh cycle(4K Ref. or 8K Ref.), access time (-45, -5 or -6), power consumption(Normal

or Low power) are optional features of this family. All of this family have CAS-before-RAS refresh, RAS-only refresh and Hidden refresh

capabilities. Furthermore, Self-refresh operation is available in L-version. This 8Mx8 EDO Mode DRAM family is fabricated using Sam-

sung¢s advanced CMOS process to realize high band-width, low power consumption and high reliability.

• Extended Data Out Mode operation

FEATURES

• CAS-before-RAS refresh capability

• Part Identification

• RAS-only and Hidden refresh capability

• Self-refresh capability (L-ver only)

• Fast parallel test mode capability

• LVTTL(3.3V) compatible inputs and outputs

• Early Write or output enable controlled write

• JEDEC Standard pinout

- KM48V8004B/B-L(3.3V, 8K Ref.)

- KM48V8104B/B-L(3.3V, 4K Ref.)

• Active Power Dissipation

Unit : mW

Speed

-45

-5

• Available in Plastic SOJ and TSOP(II) packages

• +3.3V±0.3V power supply

360

324

288

468

432

396

-6

• Refresh Cycles

FUNCTIONAL BLOCK DIAGRAM

Part

NO.

Refresh

cycle

Refresh time

Normal

L-ver

RAS

CAS

Vcc

Vss

Control

Clocks

KM48V8004B*

KM48V8104B

64ms

128ms

VBB Generator

* Access mode & RAS only refresh mode

: 8K cycle/64ms(Normal), 8K cycle/128ms(L-ver.)

CAS-before-RAS & Hidden refresh mode

Row Decoder

Refresh Timer

Refresh Control

Data in

Buffer

: 4K cycle/64ms(Normal), 4K cycle/128ms(L-ver.)

Memory Array

8,388,608 x 8

Cells

DQ0

DQ7

Refresh Counter

Row Address Buffer

Col. Address Buffer

¡ Ü

Performance Range:

Data out

Buffer

A0~A12

(A0~A11)*1

Speed

-45

-5

tRAC

45ns

50ns

60ns

tCAC

12ns

13ns

15ns

tRC

tHPC

17ns

20ns

25ns

74ns

84ns

104ns

A0~A9

(A0~A10)*1

Column Decoder

Note) *1 : 4K Refresh

-6

SAMSUNG ELECTRONICS CO., LTD. reserves the right to

change products and specifications without notice.

12 3 4 5 6 7...21

中文翻译

下载PDF

与KM48V8004B相关器件

型号	品牌	获取价格	描述	数据表
KM48V8004BK-4K	SAMSUNG	获取价格	EDO DRAM, 8MX8, 40ns, CMOS, PDSO32
KM48V8004BK-5TH	SAMSUNG	获取价格	EDO DRAM, 8MX8, 50ns, CMOS, PDSO32
KM48V8004BK-5TM	SAMSUNG	获取价格	EDO DRAM, 8MX8, 50ns, CMOS, PDSO32
KM48V8004BK-6K	SAMSUNG	获取价格	EDO DRAM, 8MX8, 60ns, CMOS, PDSO32
KM48V8004BK-6T	SAMSUNG	获取价格	暂无描述
KM48V8004BK-6TH	SAMSUNG	获取价格	EDO DRAM, 8MX8, 60ns, CMOS, PDSO32
KM48V8004BK-L4	SAMSUNG	获取价格	EDO DRAM, 8MX8, 40ns, CMOS, PDSO32
KM48V8004BK-L5	SAMSUNG	获取价格	EDO DRAM, 8MX8, 50ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, SOJ-32
KM48V8004BK-L5K	SAMSUNG	获取价格	EDO DRAM, 8MX8, 50ns, CMOS, PDSO32
KM48V8004BK-L6	SAMSUNG	获取价格	EDO DRAM, 8MX8, 60ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, SOJ-32