Datasheet > KM48V2004CS-6

KM48V2004CS-6

更新时间： 2024-11-03 06:07:07

品牌	Logo	应用领域
三星 - SAMSUNG		动态存储器光电二极管
页数	文件大小	规格书
21页	386K
描述
EDO DRAM, 2MX8, 60ns, CMOS, PDSO28, 0.300 INCH, PLASTIC, TSOP2-28

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

KM48V2004CS-6 数据手册

KM48C2004C, KM48C2104C

KM48V2004C, KM48V2104C

CMOS DRAM

2M x 8Bit CMOS Dynamic RAM with Extended Data Out

DESCRIPTION

This is a family of 2,097,152 x 8 bit Extended Data Out CMOS DRAMs. Extended Data Out Mode offers high speed random access of

memory cells within the same row, so called Hyper Page Mode. Power supply voltage (+5.0V or +3.3V), refresh cycle (2K Ref. or 4K

Ref.), access time (-5 or -6), power consumption(Normal or Low power) and package type(SOJ or TSOP-II) are optional features of this

family. All of this family have CAS-before-RAS refresh, RAS-only refresh and Hidden refresh capabilities. Furthermore, Self-refresh

operation is available in L-version. This 2Mx8 EDO Mode DRAM family is fabricated using Samsung¢s advanced CMOS process to real-

ize high band-width, low power consumption and high reliability. It may be used as graphic memory unit for microcomputer and personal

computer.

FEATURES

• Part Identification

• Extended Data Out Mode operation

(Fast page mode with Extended Data Out)

• CAS-before-RAS refresh capability

- KM48C2004C/C-L (5V, 4K Ref.)

• RAS-only and Hidden refresh capability

- KM48C2104C/C-L (5V, 2K Ref.)

• Self-refresh capability (L-ver only)

- KM48V2004C/C-L (3.3V, 4K Ref.)

- KM48V2104C/C-L (3.3V, 2K Ref.)

• Fast parallel test mode capability

• TTL(5V)/LVTTL(3.3V) compatible inputs and outputs

• Early Write or output enable controlled write

• JEDEC Standard pinout

•

Active Power Dissipation

Unit : mW

3.3V

• Available in Plastic SOJ and TSOP(II) packages

• Single +5V±10% power supply (5V product)

• Single +3.3V±0.3V power supply (3.3V product)

Speed

396

360

-5

-6

324

288

495

440

605

550

FUNCTIONAL BLOCK DIAGRAM

• Refresh Cycles

Part

VCC

Refresh

cycle

Refresh period

RAS

CAS

Vcc

Vss

Control

Clocks

NO.

Normal

L-ver

VBB Generator

C2004C

V2004C

C2104C

V2104C

3.3V

64ms

Data in

128ms

Buffer

Row Decoder

Refresh Timer

Refresh Control

Refresh Counter

32ms

3.3V

DQ0

DQ7

Memory Array

2,097,152 x8

Cells

• Performance Range

A0-A11

(A0 - A10) *1

A0 - A8

(A0 - A9)*1

Row Address Buffer

Col. Address Buffer

Speed

-5

Remark

tRAC

50ns

60ns

tCAC

tRC

tHPC

Data out

Buffer

13ns

84ns

20ns 5V/3.3V

Column Decoder

-6

15ns 104ns 25ns 5V/3.3V

Note) *1 : 2K Refresh

SAMSUNG ELECTRONICS CO., LTD. reserves the right to

change products and specifications without notice.

12 3 4 5 6 7...21

中文翻译

下载PDF

与KM48V2004CS-6相关器件

型号	品牌	获取价格	描述	数据表
KM48V2004CS-L6	SAMSUNG	获取价格	EDO DRAM, 2MX8, 60ns, CMOS, PDSO28, 0.300 INCH, PLASTIC, TSOP2-28
KM48V2100AJ-6	SAMSUNG	获取价格	Fast Page DRAM, 2MX8, 60ns, CMOS, PDSO28, 0.400 INCH, PLASTIC, SOJ-28
KM48V2100ALJ-7	SAMSUNG	获取价格	Fast Page DRAM, 2MX8, 70ns, CMOS, PDSO28, 0.400 INCH, PLASTIC, SOJ-28
KM48V2100AT-7	SAMSUNG	获取价格	Fast Page DRAM, 2MX8, 70ns, CMOS, PDSO28, 0.400 INCH, PLASTIC, TSOP2-28
KM48V2100B	SAMSUNG	获取价格	2M x 8Bit CMOS Dynamic RAM with Fast Page Mode
KM48V2100BK-6	SAMSUNG	获取价格	Fast Page DRAM, 2MX8, 60ns, CMOS, PDSO28, 0.300 INCH, SOJ-28
KM48V2100BK-7	SAMSUNG	获取价格	Fast Page DRAM, 2MX8, 70ns, CMOS, PDSO28, 0.300 INCH, SOJ-28
KM48V2100BK-8	SAMSUNG	获取价格	Fast Page DRAM, 2MX8, 80ns, CMOS, PDSO28, 0.300 INCH, SOJ-28
KM48V2100BK-L6	SAMSUNG	获取价格	Fast Page DRAM, 2MX8, 60ns, CMOS, PDSO28, 0.300 INCH, SOJ-28
KM48V2100BK-L7	SAMSUNG	获取价格	Fast Page DRAM, 2MX8, 70ns, CMOS, PDSO28, 0.300 INCH, SOJ-28

与KM48V2004CS-6相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

6
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

3
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

23
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

24

产品中心

服务支持

精选活动

关于我们

帮助中心

KM48V2004CS-6

KM48V2004CS-6 数据手册

与KM48V2004CS-6相关器件

与KM48V2004CS-6相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

KM48V2004CS-6

KM48V2004CS-6 数据手册

与KM48V2004CS-6相关器件

与KM48V2004CS-6相关文章

您还可以找

您在本页遇到什么问题？