Datasheet > ISPLSI2096VE-250LTN128I

ISPLSI2096VE-250LTN128I

更新时间： 2024-11-18 20:48:11

品牌	Logo	应用领域
莱迪思 - LATTICE		时钟输入元件可编程逻辑
页数	文件大小	规格书
13页	144K
描述
EE PLD, 6ns, CMOS, PQFP128, TQFP-128

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

ISPLSI2096VE-250LTN128I 技术参数

是否Rohs认证：	符合	生命周期：	Obsolete
包装说明：	TQFP-128	Reach Compliance Code：	compliant
风险等级：	5.73	最大时钟频率：	158 MHz
JESD-30 代码：	S-PQFP-G128	长度：	14 mm
专用输入次数：	2	I/O 线路数量：	96
端子数量：	128	最高工作温度：	85 °C
最低工作温度：	-40 °C	组织：	2 DEDICATED INPUTS, 96 I/O
输出函数：	MACROCELL	封装主体材料：	PLASTIC/EPOXY
封装代码：	LFQFP	封装形状：	SQUARE
封装形式：	FLATPACK, LOW PROFILE, FINE PITCH	可编程逻辑类型：	EE PLD
传播延迟：	6 ns	座面最大高度：	1.6 mm
最大供电电压：	3.6 V	最小供电电压：	3 V
标称供电电压：	3.3 V	表面贴装：	YES
技术：	CMOS	温度等级：	INDUSTRIAL
端子形式：	GULL WING	端子节距：	0.4 mm
端子位置：	QUAD	宽度：	14 mm
Base Number Matches：	1

ISPLSI2096VE-250LTN128I 数据手册

浏览型号ISPLSI2096VE-250LTN128I的Datasheet PDF文件第2页

浏览型号ISPLSI2096VE-250LTN128I的Datasheet PDF文件第3页

浏览型号ISPLSI2096VE-250LTN128I的Datasheet PDF文件第4页

浏览型号ISPLSI2096VE-250LTN128I的Datasheet PDF文件第5页

浏览型号ISPLSI2096VE-250LTN128I的Datasheet PDF文件第6页

浏览型号ISPLSI2096VE-250LTN128I的Datasheet PDF文件第7页

Lead-

ispLSI 2096VE

Packag

Options

ailable!

3.3V In-System Programmable

SuperFAST™ High Density PLD

Features

Functional Block Diagram

• SuperFAST HIGH DENSITY PROGRAMMABLE LOGIC

— 4000 PLD Gates

— 96 I/O Pins, Six Dedicated Inputs

— 96 Registers

Output Routing Pool (ORP)

C3 C2 C1 C0

— High Speed Global Interconnect

— Wide Input Gating for Fast Counters, State

Machines, Address Decoders, etc.

— Small Logic Block Size for Random Logic

— 100% Functional, JEDEC and Pinout Compatible

with ispLSI 2096V Devices

Logic

Array

Global Routing Pool

(GRP)

GLB

— Pinout Compatible with ispLSI 2192VE

• 3.3V LOW VOLTAGE 2096 ARCHITECTURE

— Interfaces with Standard 5V TTL Devices

Output Routing Pool (ORP)

• HIGH PERFORMANCE E²CMOS^®TECHNOLOGY

— fmax = 250MHz Maximum Operating Frequency

— tpd = 4.0ns Propagation Delay

0919/2096VE

Description

— Electrically Erasable and Reprogrammable

— Non-Volatile

The ispLSI 2096VE is a High Density Programmable

Logic Device containing 96 Registers, six Dedicated

Input pins, three Dedicated Clock Input pins, two dedi-

cated Global OE input pins and a Global Routing Pool

(GRP). The GRP provides complete interconnectivity

between all of these elements. The ispLSI 2096VE

features in-system programmability through the Bound-

ary Scan Test Access Port (TAP) and is 100% IEEE

1149.1 Boundary Scan Testable. The ispLSI 2096VE

offers non-volatile reprogrammability of the logic, as well

as the interconnect to provide truly reconfigurable sys-

tems.

— 100% Tested at Time of Manufacture

— Unused Product Term Shutdown Saves Power

• IN-SYSTEM PROGRAMMABLE

— 3.3V In-System Programmability (ISP™) Using

Boundary Scan Test Access Port (TAP)

— Open-Drain Output Option for Flexible Bus Interface

Capability, Allowing Easy Implementation of

Wired-OR or Bus Arbitration Logic

— Increased Manufacturing Yields, Reduced Time-to-

Market and Improved Product Quality

— Reprogram Soldered Devices for Faster Prototyping

• 100% IEEE 1149.1 BOUNDARY SCAN TESTABLE

The basic unit of logic on the ispLSI 2096VE device is the

Generic Logic Block (GLB). The GLBs are labeled A0, A1

.. C7 (see Figure 1). There are a total of 24 GLBs in the

ispLSI 2096VE device. Each GLB is made up of four

macrocells. Each GLB has 18 inputs, a programmable

AND/OR/ExclusiveORarray, andfouroutputswhichcan

be configured to be either combinatorial or registered.

Inputs to the GLB come from the GRP and dedicated

inputs. All of the GLB outputs are brought back into the

GRP so that they can be connected to the inputs of any

GLB on the device.

• THE EASE OF USE AND FAST SYSTEM SPEED OF

PLDs WITH THE DENSITY AND FLEXIBILITY OF FPGAS

— Enhanced Pin Locking Capability

— Three Dedicated Clock Input Pins

— Synchronous and Asynchronous Clocks

— Programmable Output Slew Rate Control

— Flexible Pin Placement

— Optimized Global Routing Pool Provides Global

Interconnectivity

• LEAD-FREE PACKAGE OPTIONS

The devices also have 96 I/O cells, each of which is

directly connected to an I/O pin. Each I/O cell can be

individually programmed to be a combinatorial input,

output or bi-directional I/O pin with 3-state control. The

signal levels are TTL compatible voltages and the output

drivers can source 4 mA or sink 8 mA. Each output can

to change without notice.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.

Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com

August 2004

2096ve_08

12 3 4 5 6 7...13

中文翻译

下载PDF

与ISPLSI2096VE-250LTN128I相关器件

型号	品牌	获取价格	描述	数据表
ISPLSI2096VL	LATTICE	获取价格	2.5V In-System Programmable SuperFAST⑩ High D
ISPLSI2096VL-100LT128	LATTICE	获取价格	2.5V In-System Programmable SuperFAST⑩ High D
ISPLSI2096VL-135LT128	LATTICE	获取价格	2.5V In-System Programmable SuperFAST⑩ High D
ISPLSI2096VL-135LT128I	ETC	获取价格
ISPLSI2096VL-165LT128	LATTICE	获取价格	2.5V In-System Programmable SuperFAST⑩ High D
ISPLSI2128	LATTICE	获取价格	In-System Programable High Density PLD
ISPLSI2128-100LM	LATTICE	获取价格	In-System Programable High Density PLD
ISPLSI2128-100LMI	LATTICE	获取价格	In-System Programable High Density PLD
ISPLSI2128-100LQ	LATTICE	获取价格	In-System Programable High Density PLD
ISPLSI2128-100LQI	LATTICE	获取价格	In-System Programable High Density PLD

与ISPLSI2096VE-250LTN128I相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

17
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

12
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

42
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

36

产品中心

服务支持

精选活动

关于我们

帮助中心

ISPLSI2096VE-250LTN128I

ISPLSI2096VE-250LTN128I 技术参数

ISPLSI2096VE-250LTN128I 数据手册

与ISPLSI2096VE-250LTN128I相关器件

与ISPLSI2096VE-250LTN128I相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ISPLSI2096VE-250LTN128I

ISPLSI2096VE-250LTN128I 技术参数

ISPLSI2096VE-250LTN128I 数据手册

与ISPLSI2096VE-250LTN128I相关器件

与ISPLSI2096VE-250LTN128I相关文章

您还可以找

您在本页遇到什么问题？