Datasheet > ISPLSI2032A-180LJ

ISPLSI2032A-180LJ

更新时间： 2024-11-04 23:16:11

品牌	Logo	应用领域
莱迪思 - LATTICE		/
页数	文件大小	规格书
15页	145K
描述
In-System Programmable High Density PLD

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ISPLSI2032A-180LJ 数据手册

浏览型号ISPLSI2032A-180LJ的Datasheet PDF文件第2页

浏览型号ISPLSI2032A-180LJ的Datasheet PDF文件第3页

浏览型号ISPLSI2032A-180LJ的Datasheet PDF文件第4页

浏览型号ISPLSI2032A-180LJ的Datasheet PDF文件第5页

浏览型号ISPLSI2032A-180LJ的Datasheet PDF文件第6页

ispLSI 2032/A

In-System Programmable High Density PLD

Features

Functional Block Diagram

• ENHANCEMENTS

— ispLSI 2032A is Fully Form and Function Compatible

to the ispLSI 2032, with Identical Timing

Specifcations and Packaging

— ispLSI 2032A is Built on an Advanced 0.35 Micron

E²CMOS^®Technology

• HIGH DENSITY PROGRAMMABLE LOGIC

Global Routing Pool

(GRP)

— 1000 PLD Gates

— 32 I/O Pins, Two Dedicated Inputs

— 32 Registers

— High Speed Global Interconnect

— Wide Input Gating for Fast Counters, State

Machines, Address Decoders, etc.

— Small Logic Block Size for Random Logic

Logic

Array

GLB

• HIGH PERFORMANCE E²CMOS^®TECHNOLOGY

— fmax = 180 MHz Maximum Operating Frequency

— tpd = 5.0 ns Propagation Delay

— TTL Compatible Inputs and Outputs

— Electrically Erasable and Reprogrammable

— Non-Volatile

— 100% Tested at Time of Manufacture

— Unused Product Term Shutdown Saves Power

0139Bisp/2000

Description

The ispLSI 2032 and 2032A are High Density Program-

mable Logic Devices. The devices contain 32 Registers,

32 Universal I/O pins, two Dedicated Input Pins, three

Dedicated Clock Input Pins, one dedicated Global OE

input pin and a Global Routing Pool (GRP). The GRP

provides complete interconnectivity between all of these

elements. The ispLSI 2032 and 2032A feature 5V in-

system programmability and in-system diagnostic

capabilities. The ispLSI 2032 and 2032A offer non-

volatile reprogrammability of the logic, as well as the

interconnect to provide truly reconfigurable systems.

• IN-SYSTEM PROGRAMMABLE

— In-System Programmable (ISP™) 5V Only

— Increased Manufacturing Yields, Reduced Time-to-

Market and Improved Product Quality

— Reprogram Soldered Devices for Faster Prototyping

• OFFERS THE EASE OF USE AND FAST SYSTEM

SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY

OF FIELD PROGRAMMABLE GATE ARRAYS

— Complete Programmable Device Can Combine Glue

Logic and Structured Designs

— Enhanced Pin Locking Capability

— Three Dedicated Clock Input Pins

— Synchronous and Asynchronous Clocks

— Programmable Output Slew Rate Control to

Minimize Switching Noise

— Flexible Pin Placement

— Optimized Global Routing Pool Provides Global

Interconnectivity

The basic unit of logic on these devices is the Generic

Logic Block (GLB). The GLBs are labeled A0, A1 .. A7

(Figure 1). There are a total of eight GLBs in the ispLSI

2032 and 2032A devices. Each GLB is made up of four

macrocells. Each GLB has 18 inputs, a programmable

AND/OR/ExclusiveORarray, andfouroutputswhichcan

be configured to be either combinatorial or registered.

Inputs to the GLB come from the GRP and dedicated

inputs. All of the GLB outputs are brought back into the

GRP so that they can be connected to the inputs of any

GLB on the device.

to change without notice.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.

Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com

January 2002

2032_10

12 3 4 5 6 7...15

中文翻译

下载PDF

与ISPLSI2032A-180LJ相关器件

型号	品牌	获取价格	描述	数据表
ISPLSI2032A-180LJI	LATTICE	获取价格	In-System Programmable High Density PLD
ISPLSI2032A-180LJN44	LATTICE	获取价格	EE PLD, 7.5ns, 32-Cell, CMOS, PQCC44, LEAD FREE, PLASTIC, LCC-44
ISPLSI2032A-180LT44	LATTICE	获取价格	In-System Programmable High Density PLD
ISPLSI2032A-180LT44I	LATTICE	获取价格	In-System Programmable High Density PLD
ISPLSI2032A-180LT48	LATTICE	获取价格	In-System Programmable High Density PLD
ISPLSI2032A-180LT48I	LATTICE	获取价格	In-System Programmable High Density PLD
ISPLSI2032A-80LJ	LATTICE	获取价格	In-System Programmable High Density PLD
ISPLSI2032A-80LJ44	LATTICE	获取价格	EE PLD, 18.5ns, 32-Cell, CMOS, PQCC44, PLASTIC, LCC-44
ISPLSI2032A-80LJI	LATTICE	获取价格	In-System Programmable High Density PLD
ISPLSI2032A-80LT44	LATTICE	获取价格	In-System Programmable High Density PLD

与ISPLSI2032A-180LJ相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

14
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

12
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

36
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

33

产品中心

服务支持

精选活动

关于我们

帮助中心

ISPLSI2032A-180LJ

ISPLSI2032A-180LJ 数据手册

与ISPLSI2032A-180LJ相关器件

与ISPLSI2032A-180LJ相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ISPLSI2032A-180LJ

ISPLSI2032A-180LJ 数据手册

与ISPLSI2032A-180LJ相关器件

与ISPLSI2032A-180LJ相关文章

您还可以找

您在本页遇到什么问题？