All ꢀ R ead , W rite ꢀ a nd ꢀ D eselect ꢀ c ycles ꢀ a re ꢀ i nitiated ꢀ b y ꢀ t he ꢀ A DVꢀ
IS61NLF102436A/IS61NVF102436A
IS61NLF204818A/IS61NVF204818A
1M x 36 and 2M x 18
36Mb, FLOW THROUGH 'NO WAIT'
STATE BUS SRAM
JUNE 2008
DESCRIPTION
FEATURES
Theꢀ36ꢀMegꢀ'NLF/NVF'ꢀproductꢀfamilyꢀfeatureꢀhigh-speed,ꢀ
low-powerꢀsynchronousꢀstaticꢀRAMsꢀdesignedꢀtoꢀprovideꢀ
aꢀburstable,ꢀhigh-performance,ꢀ'noꢀwait'ꢀstate,ꢀdeviceꢀforꢀ
networking ꢀ a nd ꢀ c ommunications ꢀ a pplications. ꢀ T hey ꢀ a reꢀ
organizedꢀasꢀ1Mꢀwordsꢀbyꢀ36ꢀbitsꢀandꢀ2Mꢀꢀwordsꢀbyꢀ18ꢀ
bits, fabricated with ISSI 'sꢀadvancedꢀCMOSꢀtechnolog y .
•ꢀ 100ꢀpercentꢀbusꢀutilization
•ꢀ NoꢀwaitꢀcyclesꢀbetweenꢀReadꢀandꢀWrite
•ꢀ Internalꢀself-timedꢀwriteꢀcycle
•ꢀ IndividualꢀByteꢀWriteꢀControl
•ꢀ SingleꢀRead/Writeꢀcontrolꢀpin
Incorporatingꢀ aꢀ 'noꢀ wait'ꢀ stateꢀ feature,ꢀ waitꢀ cyclesꢀ areꢀ
eliminated when the bus switches from read to write, or
writeꢀtoꢀread.ꢀThisꢀdeviceꢀintegratesꢀaꢀ2-bitꢀburstꢀcounter,ꢀ
high-speedꢀSRAMꢀcore,ꢀandꢀhigh-driveꢀcapabilityꢀoutputsꢀ
into a single monolithic circuit.
•ꢀ Clockꢀcontrolled,ꢀregisteredꢀaddress,ꢀꢀ
ꢀ
data and control
•ꢀ Interleavedꢀorꢀlinearꢀburstꢀsequenceꢀcontrolꢀus-
ing MODE input
Al l s ynchronou s i nput s p as s t hroug h r egister s a r e c ontrolled
by ꢀ a ꢀ p ositive-edge-triggered ꢀ s ingle ꢀ c lock ꢀ i nput. ꢀ O perationsꢀ
may be suspended and all synchronous inputs ignored
when Clock Enable, CKE ꢀisꢀHIGH.ꢀInꢀthisꢀstateꢀtheꢀinternalꢀ
device will hold their previous values.
•ꢀ Threeꢀchipꢀenablesꢀforꢀsimpleꢀdepthꢀexpansionꢀ
and address pipelining
•ꢀ PowerꢀDownꢀmode
•ꢀ Commonꢀdataꢀinputsꢀandꢀdataꢀoutputs
•ꢀ CKE pin to enable clock and suspend operation
•ꢀ JEDECꢀ100-pinꢀTQFPꢀandꢀ165-ballꢀpackages
input.ꢀWhenꢀtheꢀADVꢀisꢀHIGHꢀtheꢀinternalꢀburstꢀcounterꢀ
is ꢀ i ncremented. ꢀ N ew ꢀ e xternal ꢀ a ddresses ꢀ c an ꢀ b e ꢀ l oadedꢀ
whenꢀADVꢀisꢀLOW.
•ꢀ Powerꢀsupply:
Writeꢀ cyclesꢀ areꢀ internallyꢀ self-timedꢀ andꢀ areꢀ initiatedꢀ
by the rising edge of the clock inputs and when WE is
LOW.ꢀSeparateꢀbyteꢀenablesꢀallowꢀindividualꢀbytesꢀtoꢀbeꢀ
written.
NVF:ꢀV d d 2.5Vꢀ(±ꢀ5%),ꢀV d d q ꢀ2.5Vꢀ(±ꢀ5%)
NLF:ꢀV d d ꢀ3.3Vꢀ(±ꢀ5%),ꢀV d d q ꢀ3.3V/2.5Vꢀ(±ꢀ5%)
•ꢀ J T AGꢀBoundaryꢀScanꢀforꢀPBGAꢀpackages
•ꢀ Industrialꢀtemperatureꢀavailable
•ꢀ Lead-freeꢀavailable
ꢀAꢀburstꢀmodeꢀpinꢀ(MODE)ꢀdefinesꢀtheꢀorderꢀofꢀtheꢀburstꢀ
sequence.When ꢀ t ied ꢀ H IGH, ꢀ t he ꢀ i nterleaved ꢀ b urst ꢀ s equenceꢀ
isꢀselected.ꢀWhenꢀtiedꢀLOW,ꢀtheꢀlinearꢀburstꢀsequenceꢀisꢀ
selected.
FAST ACCESS TIME
Symbol
Parameter
6.5
7.5
Units
ns
t k q ꢀ
t k c ꢀ
ꢀ
ClockꢀAccessꢀTimeꢀ
CycleꢀTimeꢀ
6.5ꢀ
7.5ꢀ
133ꢀ
7.5ꢀ
8.5ꢀ
117ꢀ
ns
ꢀ
Frequencyꢀ
MHz
Copyright © 2005 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no
liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on
any published information and before placing orders for products.
Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774
1
Rev. B
06/09/08