Datasheet > IS61NLF102436B-6.5TQLI

IS61NLF102436B-6.5TQLI

更新时间： 2024-02-10 07:26:29

品牌	Logo	应用领域
美国芯成 - ISSI		静态存储器内存集成电路
页数	文件大小	规格书
37页	1622K
描述
ZBT SRAM, 1MX36, 6.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, TQFP-100

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

IS61NLF102436B-6.5TQLI 技术参数

是否Rohs认证：	符合	生命周期：	Active
零件包装代码：	QFP	包装说明：	LQFP,
针数：	100	Reach Compliance Code：	compliant
ECCN代码：	3A991.B.2.A	HTS代码：	8542.32.00.41
Factory Lead Time：	10 weeks	风险等级：	5.74
最长访问时间：	6.5 ns	JESD-30 代码：	R-PQFP-G100
长度：	20 mm	内存密度：	37748736 bit
内存集成电路类型：	ZBT SRAM	内存宽度：	36
功能数量：	1	端子数量：	100
字数：	1048576 words	字数代码：	1000000
工作模式：	SYNCHRONOUS	最高工作温度：	85 °C
最低工作温度：	-40 °C	组织：	1MX36
封装主体材料：	PLASTIC/EPOXY	封装代码：	LQFP
封装形状：	RECTANGULAR	封装形式：	FLATPACK, LOW PROFILE
并行/串行：	PARALLEL	峰值回流温度（摄氏度）：	NOT SPECIFIED
座面最大高度：	1.6 mm	最大供电电压 (Vsup)：	3.465 V
最小供电电压 (Vsup)：	3.135 V	标称供电电压 (Vsup)：	3.3 V
表面贴装：	YES	技术：	CMOS
温度等级：	INDUSTRIAL	端子形式：	GULL WING
端子节距：	0.65 mm	端子位置：	QUAD
处于峰值回流温度下的最长时间：	NOT SPECIFIED	宽度：	14 mm
Base Number Matches：	1

IS61NLF102436B-6.5TQLI 数据手册

浏览型号IS61NLF102436B-6.5TQLI的Datasheet PDF文件第2页

浏览型号IS61NLF102436B-6.5TQLI的Datasheet PDF文件第3页

浏览型号IS61NLF102436B-6.5TQLI的Datasheet PDF文件第4页

浏览型号IS61NLF102436B-6.5TQLI的Datasheet PDF文件第5页

浏览型号IS61NLF102436B-6.5TQLI的Datasheet PDF文件第6页

浏览型号IS61NLF102436B-6.5TQLI的Datasheet PDF文件第7页

IS61(64)NLF102436B/IS61(64)NVF/NVVF102436B

IS61(64)NLF204818B/IS61(64)NVF/NVVF204818B

MAY 2015

1M x 36, 2M x 18

36Mb, FLOW THROUGH 'NO WAIT' STATE BUS SRAM

FEATURES

DESCRIPTION

The 36 Meg product family features high-speed, low-power

synchronous static RAMs designed to provide a burstable,

high-performance, 'no wait' state, device for networking

and communications applications. They are organized as

1,048,476 words by 36 bits and 2,096,952 words by 18

• 100 percent bus utilization

• No wait cycles between Read and Write

• Internal self-timed write cycle

• Individual Byte Write Control

• Single Read/Write control pin

bits, fabricated with ISSI's advanced CMOS technology.

Incorporating a 'no wait' state feature, wait cycles are

eliminated when the bus switches from read to write, or

write to read. This device integrates a 2-bit burst counter,

high-speed SRAM core, and high-drive capability outputs

into a single monolithic circuit.

• Clock controlled, registered address,

data and control

• Interleaved or linear burst sequence control us-

ing MODE input

Allsynchronousinputspassthroughregistersarecontrolled

byapositive-edge-triggeredsingleclockinput.Operations

may be suspended and all synchronous inputs ignored

when Clock Enable, CKE is HIGH. In this state the internal

device will hold their previous values.

• Three chip enables for simple depth expansion

and address pipelining

• Power Down mode

• Common data inputs and data outputs

• CKE pin to enable clock and suspend operation

AllRead,WriteandDeselectcyclesareinitiatedbytheADV

input. When the ADV is HIGH the internal burst counter

is incremented. New external addresses can be loaded

when ADV is LOW.

• JEDEC 100-pin TQFP, 119-ball PBGA, and 165-

ball PBGA packages

Write cycles are internally self-timed and are initiated

by the rising edge of the clock inputs and when WE is

LOW. Separate byte enables allow individual bytes to be

written.

• Power supply:

NLF: Vdd 3.3V (± 5%), Vddq 3.3V/2.5V (± 5%)

NVF: Vdd 2.5V (± 5%), Vddq 2.5V (± 5%)

NVVF: Vdd 1.8V (± 5%), Vddq 1.8V (± 5%)

A burst mode pin (MODE) deﬁnes the order of the burst

sequence.WhentiedHIGH,theinterleavedburstsequence

is selected. When tied LOW, the linear burst sequence is

selected.

• JTAG Boundary Scan for PBGA packages

• Industrial temperature available

• Lead-free available

FAST ACCESS TIME

Symbol

Parameter

6.5

7.5

133

7.5

8.5

117

Units

tkq

Clock Access Time

Cycle Time

tkc

Frequency

MHz

liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device speciﬁcation before relying on

any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause

failure of the life support system or to signiﬁcantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written

assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774

Rev. A

04/17/2015

12 3 4 5 6 7...37

下载PDF

与IS61NLF102436B-6.5TQLI相关器件

型号	品牌	描述	获取价格	数据表
IS61NLF12832	ISSI	128K32,128K36 AND 256K*18 FLOW-THROUGH 'NO WAIT' STATE BUS SRAM	获取价格
IS61NLF12832-8.5B	ISSI	128K x 32, 128K x 36 and 256K x 18 FLOW-THROUGH NO WAIT STATE BUS SRAM	获取价格
IS61NLF12832-8.5TQ	ISSI	128K x 32, 128K x 36 and 256K x 18 FLOW-THROUGH NO WAIT STATE BUS SRAM	获取价格
IS61NLF12836	ISSI	128K32,128K36 AND 256K*18 FLOW-THROUGH 'NO WAIT' STATE BUS SRAM	获取价格
IS61NLF12836-10TQ	ISSI	128K x 32, 128K x 36 and 256K x 18 FLOW-THROUGH NO WAIT STATE BUS SRAM	获取价格
IS61NLF12836-10TQI	ISSI	ZBT SRAM, 128KX36, 10ns, CMOS, PQFP100, TQFP-100	获取价格

与IS61NLF102436B-6.5TQLI相关文章

高性能TDA7293音频功率放大器技术特性与应用分析
2024-06-03

0
STM32H743技术深度剖析与应用案例探索
2024-05-30

19
LM321中文资料解析：引脚功能介绍、技术特点、技术特性分析
2024-05-30

18
74HC14芯片资料介绍：性能特性分析、引脚介绍
2024-05-30

14

产品中心

服务支持

精选活动

关于我们

帮助中心

IS61NLF102436B-6.5TQLI

IS61NLF102436B-6.5TQLI 技术参数

IS61NLF102436B-6.5TQLI 数据手册

与IS61NLF102436B-6.5TQLI相关器件

与IS61NLF102436B-6.5TQLI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IS61NLF102436B-6.5TQLI

IS61NLF102436B-6.5TQLI 技术参数

IS61NLF102436B-6.5TQLI 数据手册

与IS61NLF102436B-6.5TQLI相关器件

与IS61NLF102436B-6.5TQLI相关文章

您还可以找

您在本页遇到什么问题？